Use this procedure to configure and use the show command to view channel Automatic Power Control (APC) status and parameters.
This task describes how to view channel APC information.
| Parameter | Description |
|---|---|
| Controller | Identifier of the optical controller managing the channel, formatted as Ots0/slot/interface/port. |
| Internal Status | Current state of the Channel APC control loop, e.g., IDLE means regulation is complete and stable. |
| Input Gain | Gain value (in dB) applied by the first stage amplifier (BST1) to the input signal. |
| Input Gain Range | Gain range mode of the BST1 amplifier, e.g., Normal or Extended, indicating the amplifier’s operating range. |
| Input Gain Range Min - Max | Minimum and maximum gain values (in dB) for the BST1 amplifier in the current gain range. |
| Last Correction | Timestamp of the last adjustment made by the Channel APC control loop to equalize channel power. |
| Output PSD Target | Target Power Spectral Density (PSD) value (in dBm/12.5 GHz) that the Channel APC aims to maintain for all channels. |
| PSD Correction Tolerance | Allowed deviation margin (in dB) from the target PSD before the Channel APC initiates a correction. |
| Status | Description |
|---|---|
| BLOCKED |
Triggered by amplifier safety events (APR, OSRI), RX-LOS alarms, or OTS controller shutdown. The following reasons can cause this status:
|
| PAUSED | Regulation paused via channel-apc-pause command; no adjustments occur. |
| IDLE | Regulation complete; all channels meet target PSD within tolerance. |
| REGULATING | Active regulation in progress to correct PSD discrepancies. |
| Parameter | Description |
| Controller | Ots-Och r/s/i/p/<channel-id> Channel in input to the COM-RX |
| Center Frequency | Central frequency of the channel |
| Width | Width of the channel |
| Status | Status of the Channel, see the Channel APC per-channel status definitions table. |
| Spectrum | Set of spectrum slices belonging to the channel |
| Input PSD | Channel Input power in term of PSD at COM-RX input port |
| Input Power | Channel Input power at COM-RX input port |
| Channel PSD | Channel power in term of PSD after the WB block. It should be next to the PSD target less than the PSD Correction Tolerance parameter shown by the command |
| Channel Power | Channel power after the WB block |
| PSD Discrepancy | Current error margin between the Channel PSD and the Configured Target PSD. It the value increases above the PSD Correction Tolerance, a new regulation sequence starts. |
| Attenuation | The attenuation value configured on the WB to reach the target. |
| Channel Status | Description |
|---|---|
| Active | Channel is managed and matches target PSD at WB output. |
| Not Active | Channel power insufficient to reach target PSD; channel is blocked or inactive. |
| Regulating | Channel is currently undergoing PSD adjustment. |
| Out Of Range | Channel PSD too high or too low to be active even with max or zero attenuation. |
Procedure
Example:
RP/0/RP0/CPU0:IOS#show olc channel-apc regulation-info
Thu Jul 17 16:06:13.213 CEST
Controller : Ots0/0/0/0
Internal Status : IDLE
Input Gain : 8.0 dB
Input Gain Range : Normal
Input Gain Range Min - Max : 5.0 - 11.0 dB
Last Correction : 2025-07-17 14:23:18
Output PSD Target : -20.0 dBm/12.5GHz
PSD Correction Tolerance : 0.3 dB
Controller Center Width Status Spectrum Input Input Channel Channel PSD Attenuation
Frequency (GHz) 6.25 GHz PSD Power PSD Power Discrepancy (dB)
(THz) Slices Range (dBm/12.5GHz) (dBm) (dBm/12.5GHz) (dBm) (dBm)
============================================================================================================================================================
Ots-Och0/0/0/0/1 196.100000 75.000 Not Active 779 - 790 -50.00 -50.00 -50.00 -50.00 - 25.00
Ots-Och0/0/0/0/2 196.025000 75.000 Active 767 - 778 -24.22 -18.10 -19.97 -14.00 0.03 0.10
Ots-Och0/0/0/0/3 195.950000 75.000 Not Active 755 - 766 -50.00 -50.00 -50.00 -50.00 - 25.00
APC periodically monitors the per channel Power Spectral Density (PSD) discrepancy. If the measured discrepancy exceeds the PSD Correction Tolerance, the APC initiates regulation on the Line Controller to reduce each channel's discrepancy below the defined tolerance. This regulation ensures a flat spectrum before the EDFA facing the LINE port.
The regulation process may take a few seconds to complete.
During this time, the APC status transitions and eventually reaches the final state IDLE.
The values displayed by the command
show olc channel-apc controller Ots0/0/0/0 regulation-inforeflect the state of the LC at the moment the command is executed.Because the regulation is ongoing during this period, some values shown may already reflect the final regulated state, while others may not yet have updated to the final values.
This behavior is important to understand when interpreting the output of the channel APC regulation status, as transient discrepancies in the displayed data can occur during the regulation process.