Statistics Supported

Available Languages

Download Options

PDF (147.6 KB)
View with Adobe Reader on a variety of devices

Updated:November 2, 2007

Bias-Free Language

The documentation set for this product strives to use bias-free language. For the purposes of this documentation set, bias-free is defined as language that does not imply discrimination based on age, disability, gender, racial identity, ethnic identity, sexual orientation, socioeconomic status, and intersectionality. Exceptions may be present in the documentation due to language that is hardcoded in the user interfaces of the product software, language used based on RFP documentation, or language that is used by a referenced third-party product. Learn more about how Cisco is using Inclusive Language.

Statistics Supported

Table Of Contents

Statistics Supported

Line Statistics

Ingress Per Line Physical Layer Statistics before Policer

Ingress Per Line Policing Statistics

Egress Per Line (PHY) Statistics to Port

Port Statistics

Ingress Port Statistics

Egress IF Statistics

Statistics Supported

This chapter describes the statistics supported by the AXSM MIBs.

Contents of this chapter include:

•Line Statistics

–Ingress Per Line Physical Layer Statistics before Policer

–Ingress Per Line Policing Statistics

–Egress Per Line (PHY) Statistics to Port

•Port Statistics

–Ingress Port Statistics

–Egress IF Statistics

Line Statistics

Line Statistics are supported primarily by the physical devices. In addition, the ATLAS policer is available only on AXSM cards with OC12, OC3, T3, and E3 physical interfaces.

Note The ATLAS policier is not available on AXSM cards with a OC48 physical interface.

The ATLAS is used in both the ingress and egress directions.

Ingress Per Line Physical Layer Statistics before Policer

Table 9-1 shows the ingress per line statistics Physical Layer (PHY) before the policer for the various AXSM options.

Table 9-1 Ingress per Line (PHY) Statistics before Policer

Statistic

BXM

AXSM OC48

AXSM OC3/12

AXSM T3/E3

MIB Object

CLP0 Cells From Port

yes

no

yes

yes

caclInRcvCLP0Cells

CLP1 Cells From Port

yes

no

yes

yes

caclInRcvCLP1Cells

Total Valid OAM Cells

no

no

yes

yes

caclInValidOAMCells

Total Valid RM Cells

no

no

yes

yes

none

Total Errored OAM/RM Cells

no

no

yes

yes

caclInErrOAMCells

non-zero GFC Cells

no

no

yes

yes

caclInGfcCells

Last Unknown VPI.VCI (invalid)

yes

no

yes

yes

caclInLastUnknVpi,
caclInLastUnknVci

HEC Errored Cells Discarded

yes

yes

yes

yes

caclInHecErrDiscCells

HEC Errored Cells Corrected

yes

yes

yes

yes

caclInHecErrCorrectedCells

Ingress Per Line Policing Statistics

The ingress per line policing statistics (PHY) are shown in Table 9-2 for the various AXSM options.

Table 9-2 Ingress per Line Policing Statistics—AXSM Options

Statistic

BXM

AXSM OC48

AXSM OC3/12

AXSM T3/E3

MIB Object

UPC CLP0 Discards

no

no

yes

yes

caclInUpcCLP0DiscCells

UPC CLP0+1 Discards

yes

no

yes

yes

caclInUpcTotalDiscCells

Non—Compliant CLP0+1

no

no

yes

yes

caclInUpcTotalNonCompCells

Egress Per Line (PHY) Statistics to Port

The egress per line statistics to port are shown in Table 9-3 for the various AXSM options.

Table 9-3 Egress Per Line (PHY) Statistics to Port—AXSM Options

Statistic

BXM

AXSM OC48

AXSM OC3/12

AXSM T3/E3

MIB Object

CLP0 Cells to Port

yes

no

yes

yes

caclOutXmtCLP0Cells

CLP1 Cells to Port

yes

no

yes

yes

caclOutXmtCLP1Cells

CLP0+1 Cells to Port

yes

yes¹

yes

yes

none

OAM Valid Cells

no

no

yes

yes

caclOutValidOAMCells

RM Valid Cells

no

no

yes

yes

caclOutRcvValidRMCells

OAM/RM Errored Cells

no

no

yes

yes

caclOutErrOAMCells

¹This statistic is specified from phy non idle

Port Statistics

Port Statistics refer to the statistics collected on a logical port (not physical port) in both ingress and egress directions.

Ingress Port Statistics

Table 9-4 shows the ingress port statistics for the various AXSM options.

Note For OAM cell statistics, the QE48 chip supports all 64 Service Groups.

Table 9-4 Ingress Port Statistics for AXSM Options

Statistic

BXM

AXSMOC48

AXSM OC3/12

AXSM T3/E3

MIB Object

CLP0 cells from Policer

yes

yes

yes

yes

caviEgrRcvClp0Cells

CLP1 cells from Policer

yes

yes

yes

yes

caviEgrRcvClp1Cells

CLP0 cells discarded (dropped)

yes

yes

yes

yes

caviEgrClp0DiscCells

CLP1 cells discarded (dropped)

yes

yes

yes

yes

caviEgrClp1DiscCells

CLP0 cells to backplane

no

yes

yes

yes

caviEgrXmtClp0Cells

CLP1 cells to backplane

no

yes

yes

yes

caviEgrXmtClp1Cells

Total OAM cells

yes

no

no

no

caviEgrRcvOAMCells

Egress IF Statistics

Table 9-5 shows the egress IF statistics for the various AXSM options.

Table 9-5 Egress IF Statistics for AXSM Options

Statistic

BXM

AXSM-OC48

AXSM OC3/12

AXSM T3/E3

MIB Object

CLP0 cells from backplane

yes

yes

yes

yes

caviIngRcvClp0Cells

CLP1 cells from backplane

yes

yes

yes

yes

caviIngRcvClp1Cells

CLP0 cells discarded (dropped)

yes

yes

yes

yes

caviIngClp0DiscCells

CLP1 cells discarded (dropped)

yes

yes

yes

yes

caviIngClp1DiscCells

CLP0 cells to port

no

yes

yes

yes

caviIngXmtClp0Cells

CLP1 cells to port

no

yes

yes

yes

caviIngXmtClp1Cells

Total OAM cells

yes

yes

yes

yes

caviIngXmtOAMCells

Table 9-1 Ingress per Line (PHY) Statistics before Policer
Statistic	BXM	AXSM OC48	AXSM OC3/12	AXSM T3/E3	MIB Object
CLP0 Cells From Port	yes	no	yes	yes	`caclInRcvCLP0Cells`
CLP1 Cells From Port	yes	no	yes	yes	`caclInRcvCLP1Cells`
Total Valid OAM Cells	no	no	yes	yes	`caclInValidOAMCells`
Total Valid RM Cells	no	no	yes	yes	none
Total Errored OAM/RM Cells	no	no	yes	yes	`caclInErrOAMCells`
non-zero GFC Cells	no	no	yes	yes	`caclInGfcCells`
Last Unknown VPI.VCI (invalid)	yes	no	yes	yes	caclInLastUnknVpi, caclInLastUnknVci
HEC Errored Cells Discarded	yes	yes	yes	yes	`caclInHecErrDiscCells`
HEC Errored Cells Corrected	yes	yes	yes	yes	`caclInHecErrCorrectedCells`

Table 9-2 Ingress per Line Policing Statistics—AXSM Options
Statistic	BXM	AXSM OC48	AXSM OC3/12	AXSM T3/E3	MIB Object
UPC CLP0 Discards	no	no	yes	yes	`caclInUpcCLP0DiscCells`
UPC CLP0+1 Discards	yes	no	yes	yes	`caclInUpcTotalDiscCells`
Non—Compliant CLP0+1	no	no	yes	yes	`caclInUpcTotalNonCompCells`

Table 9-3 Egress Per Line (PHY) Statistics to Port—AXSM Options
Statistic	BXM	AXSM OC48	AXSM OC3/12	AXSM T3/E3	MIB Object
CLP0 Cells to Port	yes	no	yes	yes	`caclOutXmtCLP0Cells`
CLP1 Cells to Port	yes	no	yes	yes	`caclOutXmtCLP1Cells`
CLP0+1 Cells to Port	yes	yes¹	yes	yes	none
OAM Valid Cells	no	no	yes	yes	`caclOutValidOAMCells`
RM Valid Cells	no	no	yes	yes	`caclOutRcvValidRMCells`
OAM/RM Errored Cells	no	no	yes	yes	`caclOutErrOAMCells`

Table 9-4 Ingress Port Statistics for AXSM Options
Statistic	BXM	AXSMOC48	AXSM OC3/12	AXSM T3/E3	MIB Object
CLP0 cells from Policer	yes	yes	yes	yes	`caviEgrRcvClp0Cells`
CLP1 cells from Policer	yes	yes	yes	yes	`caviEgrRcvClp1Cells`
CLP0 cells discarded (dropped)	yes	yes	yes	yes	`caviEgrClp0DiscCells`
CLP1 cells discarded (dropped)	yes	yes	yes	yes	`caviEgrClp1DiscCells`
CLP0 cells to backplane	no	yes	yes	yes	`caviEgrXmtClp0Cells`
CLP1 cells to backplane	no	yes	yes	yes	`caviEgrXmtClp1Cells`
Total OAM cells	yes	no	no	no	`caviEgrRcvOAMCells`

Table 9-5 Egress IF Statistics for AXSM Options
Statistic	BXM	AXSM-OC48	AXSM OC3/12	AXSM T3/E3	MIB Object
CLP0 cells from backplane	yes	yes	yes	yes	`caviIngRcvClp0Cells`
CLP1 cells from backplane	yes	yes	yes	yes	`caviIngRcvClp1Cells`
CLP0 cells discarded (dropped)	yes	yes	yes	yes	`caviIngClp0DiscCells`
CLP1 cells discarded (dropped)	yes	yes	yes	yes	`caviIngClp1DiscCells`
CLP0 cells to port	no	yes	yes	yes	`caviIngXmtClp0Cells`
CLP1 cells to port	no	yes	yes	yes	`caviIngXmtClp1Cells`
Total OAM cells	yes	yes	yes	yes	`caviIngXmtOAMCells`

Was this Document Helpful?

Feedback

Contact Cisco

Open a Support Case
(Requires a Cisco Service Contract)

Statistics Supported

Available Languages

Download Options

Bias-Free Language

Table Of Contents