Server BIOS Settings
Cisco UCS provides two methods for making global modifications to the BIOS settings on servers in an Cisco UCS domain. You can create one or more BIOS policies that include a specific grouping of BIOS settings that match the needs of a server or set of servers, or you can use the default BIOS settings for a specific server platform.
Both the BIOS policy and the default BIOS settings for a server platform enable you to fine tune the BIOS settings for a server managed by Cisco UCS Manager.
Depending upon the needs of the data center, you can configure BIOS policies for some service profiles and use the BIOS defaults in other service profiles in the same Cisco UCS domain, or you can use only one of them. You can also use Cisco UCS Manager to view the actual BIOS settings on a server and determine whether they are meeting current needs.
Note |
Cisco UCS Manager pushes BIOS configuration changes through a BIOS policy or default BIOS settings to the Cisco Integrated Management Controller (CIMC) buffer. These changes remain in the buffer and do not take effect until the server is rebooted. We recommend that you verify the support for BIOS settings in the server that you want to configure. Some settings, such as Mirroring Mode for RAS Memory, are not supported by all Cisco UCS servers. |
Main BIOS Settings
The following table lists the main server BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
Properties |
|
Reboot on BIOS Settings Change |
When the server is rebooted after you change one or more BIOS settings. If you enable this setting, the server is rebooted according to the maintenance policy in the server's service profile. For example, if the maintenance policy requires user acknowledgment, the server is not rebooted and the BIOS changes are not applied until a user acknowledges the pending activity. If you do not enable this setting, the BIOS changes are not applied until the next time the server is rebooted, whether as a result of another server configuration change or a manual reboot. |
BIOS Setting |
|
Quiet Boot |
What the BIOS displays during Power On Self-Test (POST). This can be one of the following:
|
POST error pause |
What happens when the server encounters a critical error during POST. This can be one of the following:
|
Resume on AC power loss |
How the server behaves when power is restored after an unexpected power loss. This can be one of the following:
|
Front panel lockout |
Whether the power and reset buttons on the front panel are ignored by the server. This can be one of the following:
|
CDN Control |
Consistent Device Naming allows Ethernet interfaces to be named in a consistent manner. This makes Ethernet interface names more uniform, easy to identify, and persistent when adapter or other configuration changes are made. Whether consistent device naming is enabled or not. This can be one of the following:
|
Processor BIOS Settings
The following table lists the processor BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description | ||
---|---|---|---|
Intel Turbo Boost Tech |
Whether the processor uses Intel Turbo Boost Technology, which allows the processor to automatically increase its frequency if it is running below power, temperature, or voltage specifications. This can be one of the following:
|
||
Enhanced Intel SpeedStep Tech |
Whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production. This can be one of the following:
We recommend that you contact your operating system vendor to make sure your operating system supports this feature. |
||
Intel HyperThreading Tech |
Whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to execute threads in parallel within each processor. This can be one of the following:
We recommend that you contact your operating system vendor to make sure the operating system supports this feature. |
||
Intel Speed Select |
Allows improved CPU performance by using Intel Speed Select technology to tune the CPU to run at one of three operating profiles, based on number of logical processor cores, frequency, and TDP thread setting, to improve performance over the basic Platform Default setting. These profiles correspond to High, Medium, and Low Core settings and can be one of the following:
Low core profiles enable the CPU to run at maximum frequency. Refer to Intel Speed Select sample settings. |
||
Core Multi Processing |
Sets the state of logical processor cores per CPU in a package. If you disable this setting, Intel Hyper Threading technology is also disabled. This can be one of the following:
We recommend that you contact your operating system vendor to make sure your operating system supports this feature. |
||
Execute Disable Bit |
Classifies memory areas on the server to specify where the application code can execute. As a result of this classification, the processor disables code execution if a malicious worm attempts to insert code in the buffer. This setting helps to prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks. This can be one of the following:
We recommend that you contact your operating system vendor to make sure your operating system supports this feature. |
||
Intel Virtualization Technology |
Whether the processor uses Intel Virtualization Technology, which allows a platform to run multiple operating systems and applications in independent partitions. This can be one of the following:
|
||
Hardware Prefetcher |
Whether the processor allows the Intel hardware prefetcher to fetch streams of data and instruction from memory into the unified second-level cache when necessary. This can be one of the following:
|
||
Adjacent Cache Line Prefetcher |
Whether the processor fetches cache lines in even/odd pairs instead of fetching just the required line. This can be one of the following:
|
||
DCU Streamer Prefetch |
Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:
|
||
DCU IP Prefetcher |
Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:
|
||
KTI Prefetch |
KTI prefetch is a mechanism to get the memory read started early on a DDR bus. This can be one of the following:
|
||
LLC Prefetch |
Whether the processor uses the LLC Prefetch mechanism to fetch the date into the LLC. This can be one of the following:
|
||
XPT Prefetch |
Whether XPT prefetch is used to enable a read request sent to the last level cache to issue a copy of that request to the memory controller prefetcher. This can be one of the following:
|
||
Direct Cache Access |
Allows processors to increase I/O performance by placing data from I/O devices directly into the processor cache. This setting helps to reduce cache misses. This can be one of the following:
|
||
Processor C State |
Whether the system can enter a power savings mode during idle periods. This can be one of the following:
We recommend that you contact your operating system vendor to make sure your operating system supports this feature. |
||
Processor C1E |
Allows the processor to transition to its minimum frequency upon entering C1. This setting does not take effect until after you have rebooted the server. This can be one of the following:
|
||
Processor C3 Report |
Whether the processor sends the C3 report to the operating system. This can be one of the following:
On the Cisco UCS B440 Server, the BIOS Setup menu uses enabled and disabled for these options. If you specify acpi-c2 or acpi-c2, the server sets the BIOS value for that option to enabled. |
||
Processor C6 Report |
Whether the processor sends the C6 report to the operating system. This can be one of the following:
|
||
Processor C7 Report drop-down list |
Whether the processor sends the C7 report to the operating system. This can be one of the following:
|
||
Processor CMCI |
Enables CMCI generation. This can be one of the following:
|
||
CPU Performance |
Sets the CPU performance profile for the server. This can be one of the following:
|
||
Max Variable MTRR Setting |
Allows you to select the number of mean time to repair (MTRR) variables. This can be one of the following:
|
||
Local X2 APIC |
Allows you to set the type of Application Policy Infrastructure Controller (APIC) architecture. This can be one of the following:
|
||
Power Technology |
Enables you to configure the CPU power management settings for the following options:
Power Technology can be one of the following:
|
||
Energy Performance |
Allows you to determine whether system performance or energy efficiency is more important on this server. This can be one of the following:
|
||
Frequency Floor Override |
Whether the CPU is allowed to drop below the maximum non-turbo frequency when idle. This can be one of the following:
|
||
P STATE Coordination |
Allows you to define how BIOS communicates the P-state support model to the operating system. There are 3 models as defined by the Advanced Configuration and Power Interface (ACPI) specification.
|
||
DRAM Clock Throttling |
Allows you to tune the system settings between the memory bandwidth and power consumption. This can be one of the following:
|
||
External SSC enable |
This option allows you to Enable/Disable the Clock Spread Spectrum of the external clock generators.
|
||
Channel Interleaving |
Whether the CPU divides memory blocks and spreads contiguous portions of data across interleaved channels to enable simultaneous read operations. This can be one of the following:
|
||
Rank Interleaving |
Whether the CPU interleaves physical ranks of memory so that one rank can be accessed while another is being refreshed. This can be one of the following:
|
||
Sub NUMA Clustering |
Whether the CPU supports sub NUMA clustering, in which the tag directory and the memory channel are always in the same region. This can be one of the following:
|
||
IMC Interleave |
This BIOS option controls the interleaving between the Integrated Memory Controllers (IMCs).
|
||
Memory Interleaving |
Whether the CPU interleaves the physical memory so that the memory can be accessed while another is being refreshed. This can be one of the following:
|
||
Demand Scrub |
Whether the system corrects single bit memory errors encountered when the CPU or I/O makes a demand read. This can be one of the following:
|
||
Patrol Scrub |
Whether the system actively searches for, and corrects, single bit memory errors even in unused portions of the memory on the server. This can be one of the following:
|
||
DCPMM Firmware Downgrade |
This can be one of the following:
|
||
Configurable TDP Control |
Allows you to set customized value for Thermal Design Power (TDP). This can be one of the following:
|
||
Altitude |
The approximate number of meters above sea level at which the physical server is installed. This can be one of the following:
|
||
Package C State Limit |
The amount of power available to the server components when they are idle. This can be one of the following:
|
||
CPU Hardware Power Management drop-down list |
Enables processor Hardware Power Management (HWPM). This can be one of the following:
|
||
Energy Performance Tuning drop-down list |
Determines if the BIOS or Operating System can turn on the energy performance bias tuning. The options are BIOS and OS.
|
||
Workload Configuration |
This feature allows for workload optimization. The options are Balanced and I/O Sensitive:
|
||
Core Performance Boost |
Whether the AMD processor increases its frequency on some cores when it is idle or not being used much. This can be one of the following:
|
||
Uncore Frequency Scaling |
Allows you configure the scaling of the uncore frequency of the processor. This can be one of the following:
Refer to the Intel Dear Customer Letter (DCL) to know the fixed higher and lower values for Uncore Frequency Scaling. |
||
Configurable TDP Level |
Allows adjustments in processor thermal design power (TDP) values. By modifying the processor behavior and the performance levels, power consumption of a processor can be configured and TDP can be adjusted at the same time. Hence, a processor operates at higher or lower performance levels, depending on the available cooling capacities and desired power consumption. This can be one of the following:
|
||
UPI Link Speed |
Allows you to configure the Intel Ultra Path Interconnect (UPI) link speed between multiple sockets. This can be one of the following:
|
||
Global C-state Control |
Whether the AMD processors control IO-based C-state generation and DF C-states. This can be one of the following:
|
||
L1 Stream HW Prefetcher |
Whether the processor allows the AMD hardware prefetcher to speculatively fetch streams of data and instruction from memory into the L1 cache when necessary. This can be one of the following:
|
||
L2 Stream HW Prefetcher |
Whether the processor allows the AMD hardware prefetcher to speculatively fetch streams of data and instruction from memory into the L2 cache when necessary. This can be one of the following:
|
||
AMD Memory Interleaving |
Whether the AMD CPU interleaves the physical memory so that the memory can be accessed while another is being refreshed. This controls fabric level memory interleaving. Channel, die and socket have requirements based on memory populations and will be ignored if the memory does not support the selected option.This can be one of the following:
|
||
AMD Memory Interleaving Size |
Determines the size of the memory blocks to be interleaved. It also determines the starting address of the interleave (bit 8,9,10 or 11). This can be one of the following:
|
||
Chipselect Interleaving |
Whether memory blocks across the DRAM chip selects for node 0 are interleaved. This can be one of the following:
|
||
Bank Group Swap |
Determines how physical addresses are assigned to applications. This can be one of the following:
|
||
Determinism Slider |
Allows AMD processors to determine how to operate. This can be one of the following:
|
||
IOMMU |
Input Output Memory Management Unit (IOMMU) allows AMD processors to map virtual addresses to physical addresses. This can be one of the following:
|
||
Downcore control |
Allows AMD processors to disable cores and, thus, select how many cores to enable. This can be one of the following:
|
||
SVM Mode |
Whether the processor uses AMD Secure Virtual Machine Technology. This can be one of the following: This can be one of the following:
|
||
SMT Mode |
Whether the processor uses AMD Simultaneous MultiThreading Technology, which allows multithreaded software applications to execute threads in parallel within each processor. This can be one of the following:
|
||
SMEE |
Whether the processor uses the Secure Memory Encryption Enable (SMEE) function, which provides memory encryption support. This can be one of the following:
|
||
UPI Link Enablement |
Enables the number of Ultra Path Interconnect (UPI) links required by the processor. This can be one of the following
|
||
UPI Power Manangement |
The UPI power management can be used for conserving power on the server. This can be any of the following:
|
||
C1 Auto UnDemotion |
Select whether to enable processors to automatically undemote from C1. This can be any of the following:
|
||
C1 Auto Demotion |
If enabled, CPU automatically demotes to C1 based on un-core auto-demote information. This can be any of the following:
|
I/O BIOS Settings for Intel
The following table lists the Intel Directed I/O BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description | ||
---|---|---|---|
Intel VT for directed IO |
Whether the processor uses Intel Virtualization Technology for Directed I/O (VT-d). This can be one of the following:
|
||
Intel VTD interrupt Remapping |
Whether the processor supports Intel VT-d Interrupt Remapping. This can be one of the following:
|
||
Intel VTD coherency support |
Whether the processor supports Intel VT-d Coherency. This can be one of the following:
|
||
Intel VTD ATS support |
Whether the processor supports Intel VT-d Address Translation Services (ATS). This can be one of the following:
|
||
Intel VTD pass through DMA support |
Whether the processor supports Intel VT-d Pass-through DMA. This can be one of the following:
|
I/O BIOS Settings for AMD
The following table lists the Input/Output BIOS settings that you can configure through a BIOS policy for AMD:
Name | Description | ||||
---|---|---|---|---|---|
PCIe ARI Support |
The PCIe Alternative Routing ID (ARI) Interpretation feature specification supports greater numbers of virtual funtions through the implementation of ARI, which reinterprets the device number field in the PCIe header allowing for more than eight functions. This can be any of the following:
|
||||
IPv4 PXE Support |
Enables or disables IPv6 support for PXE. This can be any of the following:
|
||||
IPv4 HTTP Support |
Enables or disables IPv4 support for HTTP. This can be any of the following:
|
||||
IPv6 HTTP Support |
Enables or disables IPv6 support for HTTP. This can be any of the following:
|
||||
Network Stack |
This option allows you to monitor IPv6 and IPv4. This can be any of the following
|
RAS Memory BIOS Settings
The following table lists the RAS memory BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description | ||
---|---|---|---|
Memory Thermal Throttling Mode |
Provides a protective mechanism to ensure the memory temperature is within the limits. When the temperature exceeds the maximum threshold value, the memory access rate is reduced and Baseboard Management Controller (BMC) adjusts the fan to cool down the memory to avoid DIMM damage due to overheat. This can be one of the following:
|
||
Advanced Memory Test |
Enables enhanced memory tests during the system boot and increases the boot time based on the memory. This can be one of the following:
|
||
Transparent Secure Memory Encryption (TSME) |
Provides transparent hardware memory encryption of all data stored on system memory. This can be one of the following:
|
||
Secure Encrypted Virtualization (SEV) |
Enables running encrypted virtual machines (VMs) in which the code and data of the VM are isolated. This can be one of the following:
|
||
DRAM SW Thermal Throttling |
Provides a protective mechanism to ensure that the software functions within the temperature limits. When the temperature exceeds the maximum threshold value, the performance is permitted to drop allowing to cool down to the minimum threshold value. This can be one of the following:
|
||
Memory Refresh Rate |
Controls the refresh rate of the memory controller and might affect the memory performance and power depending on memory configuration and workload. This can be the following:
|
||
Panic and High Watermark |
Controls the delayed refresh capability of the memory controller. This can be one of the following:
|
||
Memory RAS configuration |
How the memory reliability, availability, and serviceability (RAS) is configured for the server. This can be one of the following:
|
||
NUMA optimized |
Whether the BIOS supports NUMA. This can be one of the following:
|
||
Select PPR Type Configuration |
Post Package Repair (PPR) provides the ability to repair faulty memory cells by replacing them with spare cells. This can be one of the following:
|
||
Memory Size Limit in GB |
Limits the capacity in Partial Memory Mirror Mode up to 50 percent of the total memory capacity. The memory size can range from 0 GB to 65535 GB in increments of 1 GB. |
||
Mirroring Mode |
Memory mirroring enhances system reliability by keeping two identical data images in memory. This option is only available if you choose the mirroring option for Memory RAS Config. It can be one of the following:
|
||
Sparing Mode |
Sparing optimizes reliability by holding memory in reserve so that it can be used in case other DIMMs fail. This option provides some memory redundancy, but does not provide as much redundancy as mirroring. The available sparing modes depend on the current memory population. This option is only available if you choose sparing option for Memory RAS Config. It can be one of the following:
|
||
LV DDR Mode |
Whether the system prioritizes low voltage or high frequency memory operations. This can be one of the following:
|
||
DRAM Refresh Rate |
The refresh interval rate for internal memory. This can be one of the following:
|
||
DDR3 Voltage Selection |
The voltage to be used by the dual-voltage RAM. This can be one of the following:
|
||
Partial Memory Mirror Mode |
Partial Memory Mirroring enables you to partially mirror by GB or by a percentage of the memory capacity. Depending on the option selected here, you can define either a partial mirror percentage or a partial mirror capacity in GB in available fields. You can partially mirror up to 50 percent of the memory capacity. It can be one of the following:
Partial Mirrors 1-4 can be used in any number or configuration, provided they do not exceed the capacity limit set in GB or Percentage in the related options. |
||
Partial Mirror Percentage |
Limits the amount of available memory to be mirrored as a percentage of the total memory. This can range from 0.00 % to 50.00 % in increments of 0.01 %. |
||
Partial Mirror1 Size in GB |
Limits the amount of memory in Partial Mirror1 in GB. This can range from 0 GB to 65535 GB in increments of 1 GB. |
||
Partial Mirror2 Size in GB |
Limits the amount of memory in Partial Mirror2 in GB. This can range from 0 GB to 65535 GB in increments of 1 GB. |
||
Partial Mirror3 Size in GB |
Limits the amount of memory in Partial Mirror3 in GB. This can range from 0 GB to 65535 GB in increments of 1 GB. |
||
Partial Mirror4 Size in GB |
Limits the amount of memory in Partial Mirror4 in GB. This can range from 0 GB to 65535 GB in increments of 1 GB. |
||
Burst and Postponed Refresh |
Allows the memory controller to defer the refresh cycles when the memory is active and accomplishes the refresh within a specified window. The deferred refresh cycles may run in a burst of several refresh cycles. This can be any of the following:
|
Intel® OptaneTM DC Persistent Memory (DCPMM) BIOS Tokens
The following table lists the Intel® OptaneTM DC Persistent Memory (DCPMM) BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
NVM Performance Setting |
NVM Performance Setting enables efficient major mode arbitration between DDR and DDRT transactions on the DDR channel to optimize channel BW and DRAM latency. Applies to all M5 and M6 servers. The values can be one of the following:
|
CR QoS |
Prevents DRAM and overall system BW drop in the presence of concurrent DCPMM BW saturating threads, with minimal impact to homogenous DDRT-only usages, Good for multi-tenant use cases, VMs, etc. Targeted for App Direct, but also improves memory mode. Targets the “worst-case” degradations. Applies to all M5 and M6 servers. The values can be one of the following:
|
CR FastGo Config |
CR FastGo Config improves DDRT non-temporal write bandwidth when FastGO is disabled. When FastGO is enabled, it gives faster flow of NT writes into the uncore, When FastGO is disabled, it lessens NT writes queueing up in the CPU uncore, thereby improving sequentially at DCPMM, resulting in improved bandwidth. Applies to all M5 and M6 servers. The values can be one of the following:
|
Snoopy mode for AD |
Enables snoop-mode for DCPMM accesses while maintaining directory on all DRAM accesses. Snoops maintain cache coherence between sockets. Directory reduces snoops by keeping the remote node information locally (in memory). Directory lookups and updates add memory traffic. Directory is a good tradeoff for DRAM, but not necessarily for DCPMM. For non-NUMA workload, when the feature is enabled, directory updates to DCPMM are eliminated, thereby helping DDRT bandwidth bound workloads. Directory is disabled for accesses to AD and instead snoops remote sockets to check for ownership. Directory is used only for DRAM accesses.
|
Snoopy mode for 2LM |
Enables snoop-mode for DCPMM accesses while maintaining directory on all DRAM accesses. Snoops maintain cache coherence between sockets. Directory reduces snoops by keeping the remote node information locally (in memory). Directory lookups and updates add memory traffic. Directory is a good tradeoff for DRAM, but not necessarily for DCPMM. For non-NUMA workload, when the feature is enabled, directory updates to DCPMM are eliminated, thereby helping DDRT bandwidth bound workloads. Directory is disabled for far memory accesses and instead snoops remote sockets to check for ownership. Directory is used only for DRAM (near memory).
|
Serial Port BIOS Settings
The following table lists the serial port BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
Serial port A enable |
Whether serial port A is enabled or disabled. This can be one of the following:
|
USB BIOS Settings
The following table lists the USB BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
Make Device Non Bootable |
Whether the server can boot from a USB device. This can be one of the following:
|
Legacy USB Support |
Whether the system supports legacy USB devices. This can be one of the following:
|
USB Idle Power Optimizing Setting |
Whether the USB Idle Power Optimizing setting is used to reduce USB EHCI idle power consumption. Depending upon the value you choose, this setting can have an impact on performance. This can be one of the following:
|
USB Front Panel Access Lock |
USB front panel access lock is configured to enable or disable the front panel access to USB ports. This can be one of the following:
|
Port 60/64 Emulation |
Whether the system supports 60h/64h emulation for complete USB keyboard legacy support. This can be one of the following:
|
USB Port Front |
Whether the front panel USB devices are enabled or disabled. This can be one of the following:
|
USB Port Internal |
Whether the internal USB devices are enabled or disabled. This can be one of the following:
|
USB Port KVM |
Whether the vKVM ports are enabled or disabled. This can be one of the following:
|
USB Port Rear |
Whether the rear panel USB devices are enabled or disabled. This can be one of the following:
|
USB Port SD Card |
Whether the SD card drives are enabled or disabled. This can be one of the following:
|
USB Port VMedia |
Whether the virtual media devices are enabled or disabled. This can be one of the following:
|
All USB Devices |
Whether all physical and virtual USB devices are enabled or disabled. This can be one of the following:
|
xHCI Mode |
Whether xHCI mode is enabled or disabled. This can be one of the following:
|
PCI Configuration BIOS Settings
The following table lists the PCI configuration BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description | ||||
---|---|---|---|---|---|
Maximum memory below 4GB |
Whether the BIOS maximizes memory usage below 4GB for an operating system without PAE support, depending on the system configuration. This can be one of the following:
|
||||
Memory mapped IO above 4GB |
Whether to enable or disable memory mapped I/O of 64-bit PCI devices to 4GB or greater address space. Legacy option ROMs are not able to access addresses above 4GB. PCI devices that are 64-bit compliant but use a legacy option ROM may not function correctly with this setting enabled. This can be one of the following:
|
||||
VGA Priority |
Allows you to set the priority for VGA graphics devices if multiple VGA devices are found in the system. This can be one of the following:
|
||||
ASPM Support |
Allows you to set the level of ASPM (Active Power State Management) support in the BIOS. This can be one of the following:
|
||||
BME DMA Mitigation Support |
Allows you to disable the PCI BME bit to mitigate the threat from an unauthorized external DMA. This can be one of the following:
|
QPI BIOS Settings
The following table lists the QPI BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
QPI Link Frequency Select |
The Intel QuickPath Interconnect (QPI) link frequency, in megatransfers per second (MT/s). This can be one of the following:
|
QPI Snoop Mode |
This can be one of the following:
|
Trusted Platform BIOS Settings
The following table lists the trusted platform BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
Trusted Platform Module (TPM) |
Whether to enable or disable the Trusted Platform Module (TPM), which is a component that securely stores artifacts that are used to authenticate the server. This can be one of the following:
|
Trusted Execution Technology (TXT) |
Whether to enable or disable Intel Trusted Execution Technology (TXT), which provides greater protection for information that is used and stored on the business server. This can be any of the following:
When you only enable TXT, it implicitly enables TPM, VT, and VTDio. |
SHA-1 PCR Bank |
The Platform Configuration Register (PCR) is a memory location in the TPM. Multiple PCRs are collectively referred to as a PCR bank. A Secure Hash Algorithm 1 or SHA-1 PCR Bank allows to enable or disable TPM security. This can be any of the following:
|
SHA-256 PCR Bank |
The Platform Configuration Register (PCR) is a memory location in the TPM. Multiple PCRs are collectively referred to as a PCR bank. A Secure Hash Algorithm 256-bit or SHA-256 PCR Bank allows to enable or disable TPM security. This can be any of the following:
|
LOM and PCIe Slots BIOS Settings
The following table lists the USB BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
PCIe Slot SAS OptionROM |
Whether Option ROM is available on the SAS port. This can be one of the following:
|
PCIe Slot n Link Speed |
This option allows you to restrict the maximum speed of an adapter card installed in PCIe slot n. This can be one of the following:
|
PCIe Slot n OptionROM |
Whether Option ROM is available on the port. This can be one of the following:
|
PCIe Slot HBA OptionROM |
Whether Option ROM is available on the HBA port. This can be one of the following:
|
PCIe Slot MLOM OptionROM |
Whether Option ROM is available on the MLOM port. This can be one of the following:
|
PCIe Slot Nx OptionROM |
Whether Option ROM is available on the port. This can be one of the following:
|
PCIe 10G LOM 2 Link |
Whether Option ROM is available on the 10G LOM port. This can be one of the following:
|
PCI ROM CLP |
PCI ROM Command Line Protocol (CLP) controls the execution of different Option ROMs such as PxE and iSCSI that are present in the card. By default, it is disabled.
|
SIOC1 Option ROM |
Whether the server can use Option ROM present in System IO Controller 1 (SIOC1). This can be one of the following:
|
SIOC2 Option ROM |
Whether the server can use Option ROM present in System IO Controller 2 (SIOC2). This can be one of the following:
|
SBMEZZ1 Option ROM |
Whether the server can use Option ROM present in SBMezz1 controller. This can be one of the following:
|
SBMEZZ2 Option ROM |
Whether the server can use Option ROM present in SBMezz2 controller. This can be one of the following:
|
IOESlot1 OptionROM |
Whether option ROM is enabled on the IOE slot 1. This can be one of the following:
|
IOEMEZZ 1 OptionROM |
Whether option ROM is enabled on the IOE Mezz1. This can be one of the following:
|
IOE Slot2 Option ROM |
Whether option ROM is enabled on the IOE slot 2. This can be one of the following:
|
IO ENVME1 Option ROM |
Whether option ROM is enabled on the IOE NVMe1. This can be one of the following:
|
IO ENVME2 Option ROM |
Whether option ROM is enabled on the IOE NVMe2. This can be one of the following:
|
SBNVME1 Option ROM |
Whether the server can use Option ROM present in SBNVMe1 controller. This can be one of the following:
|
PCIe Slot MRAID-n OptionROM |
Whether Option ROM is available on the MRAID port. This can be one of the following:
|
PCIe Slot RAID OptionROM |
Whether Option ROM is available on the RAID port. This can be one of the following:
|
PCIe Slot Rear Nvmen OptionRom |
Whether Option ROM is available on the Rear NVMEn port. This can be one of the following:
|
Rear NVMEn Link Speed |
This option allows you to restrict the maximum speed of an NVME card installed in the rear PCIe slot n. This can be one of the following:
|
Front NVMEn Link Speed |
This option allows you to restrict the maximum speed of an NVME card installed in the front PCIe slot. This can be one of the following:
|
HBA Link Speed |
This option allows you to restrict the maximum speed of an HBA card. This can be one of the following:
|
MLOM Link Speed |
This option allows you to restrict the maximum speed of an MLOM adapter. This can be one of the following:
|
MRAID Link Speed |
This option allows you to restrict the maximum speed of MRAID. This can be one of the following:
|
RAID-n Link Speed |
This option allows you to restrict the maximum speed of RAID. This can be one of the following:
|
All Onboard LOM |
Whether all onboard LOM ports are enabled or disabled. This can be one of the following:
|
LOM Port 1 OptionRom |
Whether Option ROM is available on the LOM port 1. This can be one of the following:
|
LOM Port 2 OptionRom |
Whether Option ROM is available on the LOM port 2. This can be one of the following:
|
Slot n State |
The state of the adapter card installed in PCIe slot n. This can be one of the following:
|
SBNVMe1 OptionROM |
Whether the server can use Option ROM present in SBNVMe1 controller. This can be one of the following:
|
SBNVMe2 OptionROM |
Whether the server can use Option ROM present in SBNVMe2 controller. This can be one of the following:
|
SIOCNVMe1 OptionROM |
Whether the server can use Option ROM present in SIOCNVMe1 controller. This can be one of the following:
|
SIOCNVMe2 OptionROM |
Whether the server can use Option ROM present in SIOCNVMe2 controller. This can be one of the following:
|
SBLom1 OptionROM |
Whether the server can use Option ROM present in the SBLom1 controller. This can be one of the following:
|
SBNVMen Link Speed |
Link speed for SBNVMe slot n. This can be one of the following:
|
SIOCNVMen Link Speed |
Link speed for SIOCNVMe slot n. This can be one of the following:
|
SIOCn Link Speed |
Link speed for SIOC slot n. This can be one of the following:
|
SBMezzn Link Speed |
Link speed for SBMezz slot n. This can be one of the following:
|
IOESlotn Link Speed |
Link speed for IOE slot n. This can be one of the following:
|
IOEMezzn Link Speed |
Link speed for IOEMezz slot n. This can be one of the following:
|
IOENVMen Link Speed |
Link speed for IOENVMe slot n. This can be one of the following:
|
CDN Support for LOMs |
Whether the Ethernet Networking Identifier naming convention is according to Consistent Device Naming (CDN) or the traditional way of naming conventions. This can be one of the following:
|
VMD Enable |
Whether NVMe SSDs that are connected to the PCIe bus can be hot swapped. It also standardizes the LED status light on these drives. LED status lights can be optionally programmed to display specific Failure indicator patterns. This can be one of the following:
|
ACS Control SLOT-n n = 11 to 14 |
Access Control Services (ACS) allow the processor to enable or disable peer-to-peer communication between multiple devices for Control Slot n. This can be one of the following:
|
PCIe Slot GPUn OptionROM Only for Cisco UCS C480 M5 ML Server |
Whether the Option ROM is enabled on GPU slot n. n is the slot number, which can be numbered 1 through 8. This can be one of the following:
|
ACS Control GPU-n n = 1 to 8 |
Access Control Services (ACS) allow the processor to enable or disable peer-to-peer communication between multiple devices for GPUs. This can be one of the following:
|
PCIe PLL SSC |
Reduces EMI interference by down-spreading the clock by 0.5%. Disable this feature to centralize the clock without spreading. For all Cisco UCS M5 servers, this option is Disabled by default.
|
Graphics Configuration BIOS Settings
The following tables list the graphics configuration BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
Integrated Graphics |
Enables integrated graphics. This can be one of the following:
|
Integrated Graphics Aperture Size |
Allows you to set the size of mapped memory for the integrated graphics controller. This can be one of the following:
|
Onboard Graphics |
Enables onboard graphics (KVM). This can be one of the following:
|
Boot Options BIOS Settings
The following table lists the boot options BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
Name | Description |
---|---|
Boot option retry |
Whether the BIOS retries NON-EFI based boot options without waiting for user input. This can be one of the following:
|
SAS RAID |
Whether the Intel SAS Entry RAID Module is enabled. This can be one of the following:
|
SAS RAID module |
How the Intel SAS Entry RAID Module is configured. This can be one of the following:
|
Onboard SCU Storage Support |
Whether the onboard software RAID controller is available to the server. This can be one of the following:
|
Cool Down Time (sec) drop-down list |
The time to wait (in seconds) before the next boot attempt. This can be one of the following:
This token is valid only when the Boot Option Retry token has been enabled. |
Number of Retries drop-down list |
Number of attempts to boot. This can be one of the following:
|
P-SATA mode drop-down list |
This options allows you to select the P-SATA mode. This can be one of the following:
|
Power On Password drop-down list |
This token requires that you set a BIOS password before using the F2 BIOS configuration. If enabled, password needs to be validated before you access BIOS functions such as IO configuration, BIOS set up, and booting to an operating system using BIOS. It can be one of the following:
|
IPV6 PXE Support drop-down list |
Enables or disables IPV6 support for PXE. This can be one of the following
|
Adaptive Memory Training drop-down list |
When this token is enabled, the BIOS saves the memory training results (optimized timing/voltage values) along with CPU/memory configuration information and reuses them on subsequent reboots to save boot time. The saved memory training results are used only if the reboot happens within 24 hours of the last save operation. This can be one of the following:
|
BIOS Tech Message Level Control (for C125 M5) |
Enabling this token allows the BIOS Tech log output to be controlled at more a granular level. This reduces the number of BIOS Tech log messages that are redundant, or of little use. This can be one of the following:
|
OptionROM Launch Optimization |
The Option ROM launch is controlled at the PCI Slot level, and is enabled by default. In configurations that consist of a large number of network controllers and storage HBAs having Option ROMs, all the Option ROMs may get launched if the PCI Slot Option ROM Control is enabled for all. However, only a subset of controllers may be used in the boot process. When this token is enabled, Option ROMs are launched only for those controllers that are present in boot policy. This can be one of the following:
|
Note |
BIOS parameter virtualization capability in Cisco UCS Manager maps a unified set of BIOS settings in a service profile to the actual BIOS supporting parameters. However, not all BIOS setting items are applicable to every server model/platform. When you create a custom BIOS policy and have the Boot Option Retry selected, and when there is no bootable option available, the reboot fails on the Cisco UCS B420 M3 or Cisco UCS B420 M4 servers and Cisco UCS Manager displays this message : Reboot and Select proper Boot device or Insert Boot Media in selected Boot device and press a key. You must manually set a boot option after the boot path is corrected, in order to enable the servers to reboot after a power outage. For more information about BIOS default server policies and the BIOS options and their default settings, see BIOS Policy and Server BIOS Settings. |
Server Management BIOS Settings
The following tables list the server management BIOS settings that you can configure through a BIOS policy or the default BIOS settings:
General Settings
Name | Description |
---|---|
Assert NMI on SERR |
Whether the BIOS generates a non-maskable interrupt (NMI) and logs an error when a system error (SERR) occurs. This can be one of the following:
|
Assert NMI on PERR |
Whether the BIOS generates a non-maskable interrupt (NMI) and logs an error when a processor bus parity error (PERR) occurs. This can be one of the following:
|
OS Boot Watchdog Timer |
Whether the BIOS programs the watchdog timer with a predefined timeout value. If the operating system does not complete booting before the timer expires, the CIMC resets the system and an error is logged. This can be one of the following:
This feature requires either operating system support or Intel Management software. |
OS Boot Watchdog Timer Policy |
What action the system takes if the watchdog timer expires. This can be one of the following:
This option is only available if you enable the OS Boot Watchdog Timer. |
OS Boot Watchdog Timer Timeout |
What timeout value the BIOS uses to configure the watchdog timer. This can be one of the following:
This option is only available if you enable the OS Boot Watchdog Timer. |
FRB-2 Timer |
Whether the FRB-2 timer is used to recover the system if it hangs during POST. This can be one of the following:
|
Console Redirection Settings
Name | Description | ||
---|---|---|---|
Console redirection |
Allows a serial port to be used for console redirection during POST and BIOS booting. After the BIOS has booted and the operating system is responsible for the server, console redirection is irrelevant and has no effect. This can be one of the following:
|
||
Flow Control |
Whether a handshake protocol is used for flow control. Request to Send / Clear to Send (RTS/CTS) helps to reduce frame collisions that can be introduced by a hidden terminal problem. This can be one of the following:
|
||
Baud rate |
What Baud rate is used for the serial port transmission speed. If you disable Console Redirection, this option is not available. This can be one of the following:
|
||
Terminal type |
What type of character formatting is used for console redirection. This can be one of the following:
|
||
Legacy OS redirection |
Whether redirection from a legacy operating system, such as DOS, is enabled on the serial port. This can be one of the following:
|
||
Putty KeyPad set console-redir-config putty-function-keypad |
Allows you to change the action of the PuTTY function keys and the top row of the numeric keypad. This can be one of the following:
|
||
Out of Band Management |
Used for Windows Special Administration Control (SAC). This option allows you to configure the COM port 0 that can be used for Windows Emergency Management services. ACPI SPCR table is reported based on this setup option. This can be one of the following:
|
||
Redirection After BIOS POST |
Whether BIOS console redirection should be active after BIOS POST is complete and control given to the OS bootloader. This can be one of the following:
|
||
OS Watchdog Timer Policy |
Whether the FRB2 timer is used for recovering the system if it hangs during POST. This can be any of the following:
|