

SPEC[®] CINT2006 Result

Copyright 2006-2008 Standard Performance Evaluation Corporation

Cisco Systems, Inc.

SPECint[®]_rate2006 = 380

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate_base2006 = 355

CPU2006 license: 9019


Test date: Feb-2010

Test sponsor: Cisco Systems, Inc.

Hardware Availability: Mar-2010

Tested by: Cisco Systems, Inc.

Software Availability: Jan-2010



Hardware

CPU Name: Intel Xeon X5680
 CPU Characteristics: Intel Turbo Boost Technology up to 3.60 GHz
 CPU MHz: 3333
 FPU: Integrated
 CPU(s) enabled: 12 cores, 2 chips, 6 cores/chip, 2 threads/core
 CPU(s) orderable: 1, 2 chips
 Primary Cache: 32 KB I + 32 KB D on chip per core
 Secondary Cache: 256 KB I+D on chip per core
 L3 Cache: 12 MB I+D on chip per chip
 Other Cache: None
 Memory: 48 GB (12 * 4GB, DDR3-1333 MHz)
 Disk Subsystem: 146 GB SAS, 10K RPM
 Other Hardware: None

Software

Operating System: SuSe Linux Enterprise Server 11 (x86_64), Kernel 2.6.27-15-2-default, RC4
 Compiler: Intel(R) C++ and Fortran Compiler 11.1 IA32 and Intel 64, Version 11.1 Build 20091130 Package ID: l_cproc_p_11.1.064 l_cprof_p_11.1.064
 Auto Parallel: No
 File System: ext3
 System State: Run level 3 (multi-user)
 Base Pointers: 64-bit
 Peak Pointers: 32/64-bit
 Other Software: Binutils 2.16.91.0.7 and MicroQuill SmartHeap Library V8.1 (64-bit)

SPEC CINT2006 Result

Copyright 2006-2008 Standard Performance Evaluation Corporation

Cisco Systems, Inc.

SPECint_rate2006 = 380

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate_base2006 = 355

CPU2006 license: 9019

Test date: Feb-2010

Test sponsor: Cisco Systems, Inc.

Hardware Availability: Mar-2010

Tested by: Cisco Systems, Inc.

Software Availability: Jan-2010

Results Table

Benchmark	Base							Peak						
	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio	Copies	Seconds	Ratio	Seconds	Ratio	Seconds	Ratio
400.perlbench	24	675	347	677	346	681	345	24	584	402	577	407	580	404
401.bzip2	24	995	233	993	233	997	232	24	961	241	956	242	955	242
403.gcc	24	714	270	724	267	720	268	24	720	268	721	268	718	269
429.mcf	24	712	308	712	307	713	307	12	284	385	284	385	284	385
445.gobmk	24	632	399	637	395	637	395	24	582	433	584	431	582	432
456.hammer	24	450	498	449	499	448	499	12	196	572	196	572	196	571
458.sjeng	24	790	368	788	368	790	367	24	722	402	720	403	721	403
462.libquantum	24	602	826	602	826	602	826	24	601	828	601	827	601	828
464.h264ref	24	1012	525	1045	508	1025	518	24	1023	519	1036	513	1030	516
471.omnetpp	24	646	232	647	232	647	232	24	629	238	629	238	629	238
473.astar	24	762	221	761	221	760	222	24	718	235	718	235	719	234
483.xalancbmk	24	441	375	442	374	442	375	24	441	375	442	374	442	375

Results appear in the order in which they were run. Bold underlined text indicates a median measurement.

Submit Notes

The config file option 'submit' was used.
numactl was used to bind copies to the cores

Operating System Notes

ulimit -s unlimited was used to set the stacksize to unlimited prior to run

Platform Notes

BIOS Configuration : Data Reuse Optimization = Disabled

Base Compiler Invocation

C benchmarks:
icc -m32

C++ benchmarks:
icpc -m32

Base Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32

Continued on next page

SPEC CINT2006 Result

Copyright 2006-2008 Standard Performance Evaluation Corporation

Cisco Systems, Inc.

SPECint_rate2006 = 380

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate_base2006 = 355

CPU2006 license: 9019

Test date: Feb-2010

Test sponsor: Cisco Systems, Inc.

Hardware Availability: Mar-2010

Tested by: Cisco Systems, Inc.

Software Availability: Jan-2010

Base Portability Flags (Continued)

462.libquantum: -DSPEC_CPU_LINUX
483.xalancbmk: -DSPEC_CPU_LINUX

Base Optimization Flags

C benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

C++ benchmarks:

-xSSE4.2 -ipo -O3 -no-prec-div -opt-prefetch -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmartheap

Base Other Flags

C benchmarks:

403.gcc: -Dalloca=_alloca

Peak Compiler Invocation

C benchmarks (except as noted below):

icc -m32

401.bzip2: icc -m64

456.hmmer: icc -m64

458.sjeng: icc -m64

462.libquantum: icc -m64

C++ benchmarks (except as noted below):

icpc -m32

473.astar: icpc -m64

Peak Portability Flags

400.perlbench: -DSPEC_CPU_LINUX_IA32
401.bzip2: -DSPEC_CPU_LP64
456.hmmer: -DSPEC_CPU_LP64

Continued on next page

SPEC CINT2006 Result

Copyright 2006-2008 Standard Performance Evaluation Corporation

Cisco Systems, Inc.

SPECint_rate2006 = 380

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate_base2006 = 355

CPU2006 license: 9019

Test date: Feb-2010

Test sponsor: Cisco Systems, Inc.

Hardware Availability: Mar-2010

Tested by: Cisco Systems, Inc.

Software Availability: Jan-2010

Peak Portability Flags (Continued)

458.sjeng: -DSPEC_CPU_LP64
462.libquantum: -DSPEC_CPU_LP64 -DSPEC_CPU_LINUX
473.astar: -DSPEC_CPU_LP64
483.xalancbmk: -DSPEC_CPU_LINUX

Peak Optimization Flags

C benchmarks:

400.perlbench: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -ansi-alias

401.bzip2: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -opt-prefetch -ansi-alias -auto-ilp32

403.gcc: -xSSE4.2 -ipo -O3 -no-prec-div -static

429.mcf: -xSSE4.2 -ipo -O3 -no-prec-div -static -opt-prefetch

445.gobmk: -xSSE4.2(pass 2) -prof-gen(pass 1) -prof-use(pass 2) -O2
-ipo -no-prec-div -ansi-alias

456.hmmer: -xSSE4.2 -ipo -O3 -no-prec-div -static -unroll2
-ansi-alias -auto-ilp32

458.sjeng: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll4 -auto-ilp32

462.libquantum: -xSSE4.2 -ipo -O3 -no-prec-div -static -auto-ilp32
-opt-prefetch

464.h264ref: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -static(pass 2)
-prof-use(pass 2) -unroll2 -ansi-alias

C++ benchmarks:

471.omnetpp: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=block -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-32bit -lsmarheap

473.astar: -xSSE4.2(pass 2) -prof-gen(pass 1) -ipo(pass 2)
-O3(pass 2) -no-prec-div(pass 2) -prof-use(pass 2)
-ansi-alias -opt-ra-region-strategy=routine -Wl,-z,muldefs
-L/home/cmplr/usr3/alrahate/cpu2006.1.1.ic11.1/libic11.1-64bit -lsmarheap64

Continued on next page

SPEC CINT2006 Result

Copyright 2006-2008 Standard Performance Evaluation Corporation

Cisco Systems, Inc.

SPECint_rate2006 = 380

Cisco UCS B200 M2 (Intel Xeon X5680, 3.33 GHz)

SPECint_rate_base2006 = 355

CPU2006 license: 9019

Test date: Feb-2010

Test sponsor: Cisco Systems, Inc.

Hardware Availability: Mar-2010

Tested by: Cisco Systems, Inc.

Software Availability: Jan-2010

Peak Optimization Flags (Continued)

483.xalancbmk: basepeak = yes

Peak Other Flags

Same as Base Other Flags

SPEC and SPECint are registered trademarks of the Standard Performance Evaluation Corporation. All other brand and product names appearing in this result are trademarks or registered trademarks of their respective holders.

For questions about this result, please contact the tester.
For other inquiries, please contact webmaster@spec.org.

Tested with SPEC CPU2006 v1.1.
Report generated on Fri Mar 12 00:19:20 2010 by SPEC CPU2006 PS/PDF formatter v6128.