|
Reboot Host Immediately checkbox
|
If the Reboot Host Immediately check box is checked, the server is rebooted immediately and the new BIOS settings go into
effect. Otherwise, the changes are saved until the server is manually rebooted.
|
|
SMEE drop-down list
|
Whether the processor uses the Secure Memory Encryption Enable (SMEE) function, which provides memory encryption support.
This can be one of the following:
-
Auto—The CPU determines how to map these addresses.
-
Disabled—The processor does not use the SMEE function.
-
Enabled—The processor uses the SMEE function.
|
|
SNP Memory (RMP Table) Coverage drop-down list
|
Allows you to configure SNP memory coverage. This can be one of the following:
-
Auto—System decides the memory coverage.
-
Disabled—The processor does not use this function.
-
Enabled—This feature is enabled.
-
Custom—Custom size can be defined in SNP Memory Size to Cover.
|
|
L1 Burst Prefetch Mode drop-down list
|
This setting controls the prefetching behavior for Level 1 (L1) cache, which can enhance processing efficiency by loading
data in advance.
-
Enable—Activates burst prefetching, potentially improving performance by preloading data into the L1 cache.
-
Disable—Deactivates burst prefetching, which might reduce performance but can save power and reduce unnecessary data fetching.
-
Auto—Automatically manages the L1 burst prefetching based on system workload and conditions to optimize performance and efficiency.
|
|
NUMA nodes per socket drop-down list
|
Allows you to configure the memory NUMA domains per socket. This can be one of the following:
-
Auto—Number of channels is set to auto.
-
NPS0—One NUMA node per system.
-
NPS1—One NUMA node per socket.
-
NPS2—Two NUMA nodes per socket, one per Left/Right Half of the SoC.
-
NPS4—Four NUMA nodes per socket, one per Quadrant.
|
|
Memory interleaving drop-down list
|
Allows for disabling memory interleaving. Note that NUMA nodes per socket will be honored regardless of this setting. This
can be one of the following:
-
Auto—Feature is set to auto mode.
-
Enabled—This feature is enabled.
-
Disabled—Support is disabled.
|
|
Chipselect Interleaving drop-down list
|
Whether memory blocks across the DRAM chip selects for node 0 are interleaved. This can be one of the following:
|
|
BankSwapMode drop-down list
|
Allows you to control the swapping of memory banks to optimize performance or manage specific memory configurations. It can
be useful for improving memory access patterns or adapting to hardware requirements.
-
Auto—Automatically selects the optimal bank swapping configuration based on system requirements and capabilities.
-
Disable—Prevents any bank swapping, maintaining the memory bank configuration as initially set without modifications.
-
Swap CPU—Enables memory bank swapping specifically tailored to optimize CPU performance and access patterns.
|
|
DRAM Refresh Rate drop-down list
|
This setting determines the interval at which DRAM cells are refreshed to maintain data integrity. A lower refresh rate can
improve performance but may increase power consumption, while a higher rate can enhance data retention. This can be one of
the following:
|
|
DDR Healing BIST drop-down list
|
It is a diagnostic tool used to identify and repair memory faults within DDR memory modules. By executing a series of self-tests,
the system can detect faulty cells and attempt to restore functionality, thereby enhancing memory reliability and performance.
-
Disabled—Disables the DDR Healing BIST functionality, preventing any memory diagnostic tests from running.
-
PMU Mem BIST—Enables the Performance Monitoring Unit-based memory Built-In Self-Test for fault detection.
-
Self-Healing Mem BIST—Activates self-healing capabilities to automatically detect and repair memory faults.
-
PMU and Self-Healing Mem BIST—Combines both PMU-based and self-healing tests for comprehensive memory diagnostics and repair.
|
|
DRAM Boot Time Post Package Repair drop-down list
|
This option allows the system to attempt repairs on DRAM during the boot process to correct any detected faults, ensuring
memory integrity and reliability.
-
Enabled—Activates the boot-time repair process, allowing the system to identify and fix memory issues during startup.
-
Disabled—Disables the boot-time repair process, skipping any automatic DRAM fault correction during system startup.
|
|
DRAM Runtime Post Package Repair drop-down list
|
This is a specific configuration setting related to the system's ability to perform repairs on the processor's package during
runtime.
|
|
DRAM Scrub Time drop-down list
|
Select a value to indicate the number of hours to scrub the entire memory. This can be one of the following:
|
|
TSME drop-down list
|
Allows you to enable Transparent Secure Memory Encryption (TSME). This can be one of the following:
-
Auto—Feature usage is set to auto.
-
Disabled—The processor does not use the TSME function.
-
Enabled—The processor uses the TSME function.
|
|
SEV-SNP Support drop-down list
|
Allows you to enable Secure Nested Paging feature. This can be one of the following:
-
Disabled—The processor does not use the SEV-SNP function.
-
Enabled—The processor uses the SEV-SNP function.
-
Auto—Automatically enables SEV-SNP features based on system capabilities and requirements, optimizing security for virtual machines
without manual configuration.
|
|
IOMMU drop-down list
|
Input Output Memory Management Unit (IOMMU) allows AMD processors to map virtual addresses to physical addresses. This can
be one of the following:
-
Auto—The CPU determines how to map these addresses.
-
Disabled—IOMMU is not used.
-
Enabled—Address mapping takes place through the IOMMU.
|
|
Above 4G Decoding drop-down list
|
Enables or disables MMIO above 4GB. This can be one of the following:
-
Disabled—The server does not map I/O of 64-bit PCI devices to 4GB or greater address space.
-
Enabled—The server maps I/O of 64-bit PCI devices to 4GB or greater address space. Note: PCI devices that are 64-bit compliant but
use a legacy option ROM may not function correctly with this setting enabled.
|
|
BME DMA Mitigation drop-down list
|
Allows you to disable the PCI BME bit to mitigate the threat from an unauthorized external DMA. This can be one of the following:
|
Feedback