



## BIOS Parameters by Server Model

This appendix contains the following sections:

- [C22 and C24 Servers, page 1](#)
- [C220 and C240 Servers, page 21](#)
- [C260 Servers, page 41](#)
- [C420 Servers, page 54](#)
- [C460 Servers, page 74](#)

### C22 and C24 Servers

#### Main BIOS Parameters for C22 and C24 Servers

Name	Description
<b>TPM Support</b> <b>set TPMAdminCtrl</b>	<p>TPM (Trusted Platform Module) is a microchip designed to provide basic security-related functions primarily involving encryption keys. This option allows you to control the TPM Security Device support for the system. It can be one of the following:</p> <ul style="list-style-type: none"><li>• <b>Disabled</b>—The server does not use the TPM.</li><li>• <b>Enabled</b>—The server uses the TPM.</li></ul> <p><b>Note</b> We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

## Advanced BIOS Parameters for C22 and C24 Servers

### Processor Configuration Parameters

Name	Description
<b>Intel Hyper-Threading Technology</b> <b>set IntelHyperThread</b>	<p>Whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to execute threads in parallel within each processor. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit hyperthreading.</li> <li>• <b>Enabled</b>—The processor allows for the parallel execution of multiple threads.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Number of Enabled Cores</b> <b>set CoreMultiProcessing</b>	<p>Allows you to disable one or more of the physical cores on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>All</b>—Enables all physical cores. This also enables Hyper Threading on the associated logical processor cores.</li> <li>• <b>1 through n</b>—Specifies the number of physical processor cores that can run on the server. Each physical core has an associated logical core.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Execute Disable</b> <b>set ExecuteDisable</b>	<p>Classifies memory areas on the server to specify where application code can execute. As a result of this classification, the processor disables code execution if a malicious worm attempts to insert code in the buffer. This setting helps to prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not classify memory areas.</li> <li>• <b>Enabled</b>—The processor classifies memory areas.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

Name	Description
<b>Intel VT</b> <b>set IntelVT</b>	<p>Whether the processor uses Intel Virtualization Technology (VT), which allows a platform to run multiple operating systems and applications in independent partitions. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit virtualization.</li> <li>• <b>Enabled</b>—The processor allows multiple operating systems in independent partitions.</li> </ul> <p><b>Note</b> If you change this option, you must power cycle the server before the setting takes effect.</p>
<b>Intel VT-d</b> <b>set IntelVTD</b>	<p>Whether the processor uses Intel Virtualization Technology for Directed I/O (VT-d). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not use virtualization technology.</li> <li>• <b>Enabled</b>—The processor uses virtualization technology.</li> </ul>
<b>Intel VT-d Coherency Support</b> <b>set CoherencySupport</b>	<p>Whether the processor supports Intel VT-d Coherency. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support coherency.</li> <li>• <b>Enabled</b>—The processor uses VT-d Coherency as required.</li> </ul>
<b>Intel VT-d ATS Support</b> <b>set ATS</b>	<p>Whether the processor supports Intel VT-d Address Translation Services (ATS). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support ATS.</li> <li>• <b>Enabled</b>—The processor uses VT-d ATS as required.</li> </ul>

Name	Description
<b>CPU Performance</b> <b>set CPUPerformance</b>	<p>Sets the CPU performance profile for the server. The performance profile consists of the following options:</p> <ul style="list-style-type: none"> <li>• DCU Streamer Prefetcher</li> <li>• DCU IP Prefetcher</li> <li>• Hardware Prefetcher</li> <li>• Adjacent Cache-Line Prefetch</li> </ul> <p>This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Enterprise</b>—All options are enabled.</li> <li>• <b>High_Throughput</b>—Only the DCU IP Prefetcher is enabled. The rest of the options are disabled.</li> <li>• <b>HPC</b>—All options are enabled. This setting is also known as high performance computing.</li> <li>• <b>Custom</b>—All performance profile options can be configured from the BIOS setup on the server. In addition, the Hardware Prefetcher and Adjacent Cache-Line Prefetch options can be configured in the fields below.</li> </ul>
<b>Hardware Prefetcher</b> <b>set HardwarePrefetch</b>	<p>Whether the processor allows the Intel hardware prefetcher to fetch streams of data and instruction from memory into the unified second-level cache when necessary. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The hardware prefetcher is not used.</li> <li>• <b>Enabled</b>—The processor uses the hardware prefetcher when cache issues are detected.</li> </ul>
<b>Adjacent Cache Line Prefetcher</b> <b>set AdjacentCacheLinePrefetch</b>	<p>Whether the processor fetches cache lines in even/odd pairs instead of fetching just the required line. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor only fetches the required line.</li> <li>• <b>Enabled</b>—The processor fetches both the required line and its paired line.</li> </ul>

Name	Description
<b>DCU Streamer Prefetch</b> set DcuStreamerPrefetch	<p>Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:</p> <ul style="list-style-type: none"><li>• <b>Disabled</b>—The processor does not try to anticipate cache read requirements and only fetches explicitly requested lines.</li><li>• <b>Enabled</b>—The DCU prefetcher analyzes the cache read pattern and prefetches the next line in the cache if it determines that it may be needed.</li></ul>
<b>DCU IP Prefetcher</b> set DcuIpPrefetch	<p>Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:</p> <ul style="list-style-type: none"><li>• <b>Disabled</b>—The processor does not preload any cache data.</li><li>• <b>Enabled</b>—The DCU IP prefetcher preloads the L1 cache with the data it determines to be the most relevant.</li></ul>
<b>Direct Cache Access Support</b> set DirectCacheAccess	<p>Allows processors to increase I/O performance by placing data from I/O devices directly into the processor cache. This setting helps to reduce cache misses. This can be one of the following:</p> <ul style="list-style-type: none"><li>• <b>Disabled</b>—Data from I/O devices is not placed directly into the processor cache.</li><li>• <b>Enabled</b>—Data from I/O devices is placed directly into the processor cache.</li></ul>

Name	Description
<b>Power Technology</b> <b>set CPUPowerManagement</b>	<p>Enables you to configure the CPU power management settings for the following options:</p> <ul style="list-style-type: none"> <li>• Enhanced Intel Speedstep Technology</li> <li>• Intel Turbo Boost Technology</li> <li>• Processor Power State C6</li> </ul> <p>Power Technology can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Custom</b>—The server uses the individual settings for the BIOS parameters mentioned above. You must select this option if you want to change any of these BIOS parameters.</li> <li>• <b>Disabled</b>—The server does not perform any CPU power management and any settings for the BIOS parameters mentioned above are ignored.</li> <li>• <b>Energy_Efficient</b>—The server determines the best settings for the BIOS parameters mentioned above and ignores the individual settings for these parameters.</li> </ul>
<b>Enhanced Intel Speedstep Technology</b> <b>set EnhancedIntelSpeedStep</b>	<p>Whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor never dynamically adjusts its voltage or frequency.</li> <li>• <b>Enabled</b>—The processor utilizes Enhanced Intel SpeedStep Technology and enables all supported processor sleep states to further conserve power.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p> <p><b>Note</b>    <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>

Name	Description
<b>Intel Turbo Boost Technology</b> <b>set IntelTurboBoostTech</b>	<p>Whether the processor uses Intel Turbo Boost Technology, which allows the processor to automatically increase its frequency if it is running below power, temperature, or voltage specifications. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not increase its frequency automatically.</li> <li>• <b>Enabled</b>—The processor utilizes Turbo Boost Technology if required.</li> </ul> <p><b>Note</b> <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Processor Power State C6</b> <b>set ProcessorC6Report</b>	<p>Whether the BIOS sends the C6 report to the operating system. When the OS receives the report, it can transition the processor into the lower C6 power state to decrease energy usage while maintaining optimal processor performance. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not send the C6 report.</li> <li>• <b>Enabled</b>—The BIOS sends the C6 report, allowing the OS to transition the processor to the C6 low power state.</li> </ul> <p><b>Note</b> <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Processor Power State C1 Enhanced</b> <b>set ProcessorC1EReport</b>	<p>Whether the CPU transitions to its minimum frequency when entering the C1 state. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The CPU continues to run at its maximum frequency in C1 state.</li> <li>• <b>Enabled</b>—The CPU transitions to its minimum frequency. This option saves the maximum amount of power in C1 state.</li> </ul>
<b>Frequency Floor Override</b> <b>set CpuFreqFloor</b>	<p>Whether the CPU is allowed to drop below the maximum non-turbo frequency when idle. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>— The CPU can drop below the maximum non-turbo frequency when idle. This option decreases power consumption but may reduce system performance.</li> <li>• <b>Enabled</b>— The CPU cannot drop below the maximum non-turbo frequency when idle. This option improves system performance but may increase power consumption.</li> </ul>

Name	Description
<b>P-STATE Coordination</b> <b>set PsdCoordType</b>	<p>Allows you to define how BIOS communicates the P-state support model to the operating system. There are 3 models as defined by the Advanced Configuration and Power Interface (ACPI) specification.</p> <ul style="list-style-type: none"> <li>• <b>HW_ALL</b>—The processor hardware is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a package).</li> <li>• <b>SW_ALL</b>—The OS Power Manager (OSPM) is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a physical package), and must initiate the transition on all of the logical processors.</li> <li>• <b>SW_ANY</b>—The OS Power Manager (OSPM) is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a package), and may initiate the transition on any of the logical processors in the domain.</li> </ul> <p><b>Note</b>    <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Energy Performance</b> <b>set CpuEngPerfBias</b>	<p>Allows you to determine whether system performance or energy efficiency is more important on this server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Balanced_Energy</b></li> <li>• <b>Balanced_Performance</b></li> <li>• <b>Energy_Efficient</b></li> <li>• <b>Performance</b></li> </ul>



**Memory Configuration Parameters**

Name	Description
<b>Select Memory RAS</b> <b>set SelectMemoryRAS</b>	<p>How the memory reliability, availability, and serviceability (RAS) is configured for the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Maximum_Performance</b>—System performance is optimized.</li> <li>• <b>Mirroring</b>—System reliability is optimized by using half the system memory as backup.</li> <li>• <b>Lockstep</b>—If the DIMM pairs in the server have an identical type, size, and organization and are populated across the SMI channels, you can enable lockstep mode to minimize memory access latency and provide better performance. This option offers better system performance than Mirroring and better reliability than Maximum Performance but lower reliability than Mirroring and lower system performance than Maximum Performance.</li> </ul>
<b>DRAM Clock Throttling</b> <b>set DRAMClockThrottling</b>	<p>Allows you to tune the system settings between the memory bandwidth and power consumption. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Balanced</b>—DRAM clock throttling is reduced, providing a balance between performance and power.</li> <li>• <b>Performance</b>—DRAM clock throttling is disabled, providing increased memory bandwidth at the cost of additional power.</li> <li>• <b>Energy_Efficient</b>—DRAM clock throttling is increased to improve energy efficiency.</li> </ul>
<b>NUMA</b> <b>set NUMAOptimize</b>	<p>Whether the BIOS supports NUMA. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not support NUMA.</li> <li>• <b>Enabled</b>—The BIOS includes the ACPI tables that are required for NUMA-aware operating systems. If you enable this option, the system must disable Inter-Socket Memory interleaving on some platforms.</li> </ul>

Name	Description
<b>Low Voltage DDR Mode</b> <b>set LvDDRMode</b>	<p>Whether the system prioritizes low voltage or high frequency memory operations. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Power_Saving_Mode</b>—The system prioritizes low voltage memory operations over high frequency memory operations. This mode may lower memory frequency in order to keep the voltage low.</li> <li>• <b>Performance_Mode</b>—The system prioritizes high frequency operations over low voltage operations.</li> </ul>
<b>DRAM Refresh rate</b> <b>set DramRefreshRate</b>	<p>Allows you to set the rate at which the DRAM cells are refreshed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>1x</b>—DRAM cells are refreshed every 64ms.</li> <li>• <b>2x</b>—DRAM cells are refreshed every 32ms.</li> <li>• <b>3x</b>—DRAM cells are refreshed every 21ms.</li> <li>• <b>4x</b>—DRAM cells are refreshed every 16ms.</li> <li>• <b>Auto</b>—DRAM cells refresh rate is automatically chosen by the BIOS based on the system configuration. This is the recommended setting for this parameter.</li> </ul>
<b>Channel Interleaving</b> <b>set ChannelInterLeave</b>	<p>Whether the CPU divides memory blocks and spreads contiguous portions of data across interleaved channels to enable simultaneous read operations. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines what interleaving is done.</li> <li>• <b>1_Way</b>—Some channel interleaving is used.</li> <li>• <b>2_Way</b></li> <li>• <b>3_Way</b></li> <li>• <b>4_Way</b>—The maximum amount of channel interleaving is used.</li> </ul>

Name	Description
<b>Rank Interleaving</b> <b>set RankInterLeave</b>	<p>Whether the CPU interleaves physical ranks of memory so that one rank can be accessed while another is being refreshed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines what interleaving is done.</li> <li>• <b>1_Way</b>—Some rank interleaving is used.</li> <li>• <b>2_Way</b></li> <li>• <b>4_Way</b></li> <li>• <b>8_Way</b>—The maximum amount of rank interleaving is used.</li> </ul>
<b>Patrol Scrub</b> <b>set PatrolScrub</b>	<p>Whether the system actively searches for, and corrects, single bit memory errors even in unused portions of the memory on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The system checks for memory ECC errors only when the CPU reads or writes a memory address.</li> <li>• <b>Enabled</b>—The system periodically reads and writes memory searching for ECC errors. If any errors are found, the system attempts to fix them. This option may correct single bit errors before they become multi-bit errors, but it may adversely affect performance when the patrol scrub is running.</li> </ul>
<b>Demand Scrub</b> <b>set DemandScrub</b>	<p>Whether the system corrects single bit memory errors encountered when the CPU or I/O makes a demand read. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>— Single bit memory errors are not corrected.</li> <li>• <b>Enabled</b>— Single bit memory errors are corrected in memory and the corrected data is set in response to the demand read.</li> </ul>

Name	Description
<b>Altitude</b> set <b>Altitude</b>	<p>The approximate number of meters above sea level at which the physical server is installed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines the physical elevation.</li> <li>• <b>300_M</b>—The server is approximately 300 meters above sea level.</li> <li>• <b>900_M</b>—The server is approximately 900 meters above sea level.</li> <li>• <b>1500_M</b>—The server is approximately 1500 meters above sea level.</li> <li>• <b>3000_M</b>—The server is approximately 3000 meters above sea level.</li> </ul>

#### QPI Configuration Parameters

Name	Description
<b>QPI Link Frequency</b> set <b>QPILinkFrequency</b>	<p>The Intel QuickPath Interconnect (QPI) link frequency, in gigatransfers per second (GT/s). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines the QPI link frequency.</li> <li>• <b>6.4_GT/s</b></li> <li>• <b>7.2_GT/s</b></li> <li>• <b>8.0_GT/s</b></li> </ul>

#### Onboard Storage Parameters

Name	Description
<b>Onboard SCU Storage Support</b> set <b>DisableSCU</b>	<p>Whether the onboard software RAID controller is available to the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The software RAID controller is not available.</li> <li>• <b>Enabled</b>—The software RAID controller is available.</li> </ul>

**USB Configuration Parameters**

<b>Name</b>	<b>Description</b>
<b>Legacy USB Support</b> <b>set LegacyUSBSupport</b>	<p>Whether the system supports legacy USB devices. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—USB devices are only available to EFI applications.</li> <li>• <b>Enabled</b>—Legacy USB support is always available.</li> <li>• <b>Auto</b>—Disables legacy USB support if no USB devices are connected.</li> </ul>
<b>Port 60/64 Emulation</b> <b>set UsbEmul6064</b>	<p>Whether the system supports 60h/64h emulation for complete USB keyboard legacy support. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—60h/64 emulation is not supported.</li> <li>• <b>Enabled</b>—60h/64 emulation is supported.</li> </ul> <p>You should select this option if you are using a non-USB aware operating system on the server.</p>
<b>All USB Devices</b> <b>set AllUsbDevices</b>	<p>Whether all physical and virtual USB devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—All USB devices are disabled.</li> <li>• <b>Enabled</b>—All USB devices are enabled.</li> </ul>
<b>USB Port: Rear</b> <b>set UsbPortRear</b>	<p>Whether the rear panel USB devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the rear panel USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the rear panel USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>
<b>USB Port: Front</b> <b>set UsbPortFront</b>	<p>Whether the front panel USB devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the front panel USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the front panel USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>

Name	Description
<b>USB Port: Internal</b> set <b>UsbPortInt</b>	Whether the internal USB devices are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the internal USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the internal USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>
<b>USB Port: KVM</b> set <b>UsbPortKVM</b>	Whether the KVM ports are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the KVM keyboard and/or mouse devices. Keyboard and/or mouse will not work in the KVM window.</li> <li>• <b>Enabled</b>—Enables the KVM keyboard and/or mouse devices.</li> </ul>
<b>USB Port: VMedia</b> set <b>UsbPortVMedia</b>	Whether the virtual media devices are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the vMedia devices.</li> <li>• <b>Enabled</b>—Enables the vMedia devices.</li> </ul>

#### PCI Configuration Parameters

Name	Description
<b>MMIO Above 4GB</b> set <b>MemoryMappedIOAbove4GB</b>	Whether to enable or disable memory mapped I/O of 64-bit PCI devices to 4GB or greater address space. Legacy option ROMs are not able to access addresses above 4GB. PCI devices that are 64-bit compliant but use a legacy option ROM may not function correctly with this setting enabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server does not map I/O of 64-bit PCI devices to 4GB or greater address space.</li> <li>• <b>Enabled</b>—The server maps I/O of 64-bit PCI devices to 4GB or greater address space.</li> </ul>
<b>ASPM Support</b> set <b>ASPMsSupport</b>	Allows you to set the level of ASPM (Active Power State Management) support in the BIOS. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—ASPM support is disabled in the BIOS.</li> <li>• <b>Force L0s</b>—Force all links to L0 standby (L0s) state.</li> <li>• <b>Auto</b>—The CPU determines the power state.</li> </ul>

Name	Description
<b>VGA Priority</b> <b>set VgaPriority</b>	<p>Allows you to set the priority for VGA graphics devices if multiple VGA devices are found in the system. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Onboard</b>—Priority is given to the onboard VGA device. BIOS post screen and OS boot are driven through the onboard VGA port.</li> <li>• <b>Offboard</b>—Priority is given to the PCIE Graphics adapter. BIOS post screen and OS boot are driven through the external graphics adapter port.</li> <li>• <b>Onboard_VGA_Disabled</b>—Priority is given to the PCIE Graphics adapter, and the onboard VGA device is disabled.</li> </ul> <p><b>Note</b> The vKVM does not function when the onboard VGA is disabled.</p>

#### Serial Configuration Parameters

Name	Description
<b>Console Redirection</b> <b>set ConsoleRedir</b>	<p>Allows a serial port to be used for console redirection during POST and BIOS booting. After the BIOS has booted and the operating system is responsible for the server, console redirection is irrelevant and has no effect. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—No console redirection occurs during POST.</li> <li>• <b>Enabled</b>—Enables console redirection on serial port A during POST.</li> </ul>
<b>Terminal Type</b> <b>set TerminalType</b>	<p>What type of character formatting is used for console redirection. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>PC-ANSI</b>—The PC-ANSI terminal font is used.</li> <li>• <b>VT100</b>—A supported vt100 video terminal and its character set are used.</li> <li>• <b>VT100+</b>—A supported vt100-plus video terminal and its character set are used.</li> <li>• <b>VT-UTF8</b>—A video terminal with the UTF-8 character set is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>

Name	Description
<b>Bits per second</b> <b>set BaudRate</b>	<p>What BAUD rate is used for the serial port transmission speed. If you disable Console Redirection, this option is not available. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>9600</b>—A 9,600 BAUD rate is used.</li> <li>• <b>19200</b>—A 19,200 BAUD rate is used.</li> <li>• <b>38400</b>—A 38,400 BAUD rate is used.</li> <li>• <b>57600</b>—A 57,600 BAUD rate is used.</li> <li>• <b>115200</b>—A 115,200 BAUD rate is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Flow Control</b> <b>set FlowCtrl</b>	<p>Whether a handshake protocol is used for flow control. Request to Send / Clear to Send (RTS/CTS) helps to reduce frame collisions that can be introduced by a hidden terminal problem. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>None</b>—No flow control is used.</li> <li>• <b>Hardware_RTS/CTS</b>—RTS/CTS is used for flow control.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Putty KeyPad</b> <b>set PuttyFunctionKeyPad</b>	<p>Allows you to change the action of the PuTTY function keys and the top row of the numeric keypad. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>VT100</b>—The function keys generate ESC OP through ESC O[.</li> <li>• <b>LINUX</b>—Mimics the Linux virtual console. Function keys F6 to F12 behave like the default mode, but F1 to F5 generate ESC [[A through ESC [[E.</li> <li>• <b>XTERMR6</b>—Function keys F5 to F12 behave like the default mode. Function keys F1 to F4 generate <b>ESC OP</b> through <b>ESC OS</b>, which are the sequences produced by the top row of the keypad on Digital terminals.</li> <li>• <b>SCO</b>—The function keys F1 to F12 generate ESC [M through ESC [X. The function and shift keys generate ESC [Y through ESC [j. The control and function keys generate ESC [k through ESC [v. The shift, control and function keys generate ESC [w through ESC [{.</li> <li>• <b>ESCN</b>—The default mode. The function keys match the general behavior of Digital terminals. The function keys generate sequences such as ESC [11~ and ESC [12~.</li> <li>• <b>VT400</b>—The function keys behave like the default mode. The top row of the numeric keypad generates ESC OP through ESC OS.</li> </ul>



Name	Description
<b>Redirection After BIOS POST</b> <b>set RedirectionAfterPOST</b>	Whether BIOS console redirection should be active after BIOS POST is complete and control given to the OS bootloader. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Always_Enable</b>—BIOS Legacy console redirection is active during the OS boot and run time.</li> <li>• <b>Bootloader</b>—BIOS Legacy console redirection is disabled before giving control to the OS boot loader.</li> </ul>
<b>Out-of-Band Mgmt Port</b> <b>set comSpcrEnable</b>	Allows you to configure the COM port 0 that can be used for Windows Emergency Management services. ACPI SPCR table is reported based on this setup option. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Configures the COM port 0 as a general purpose port for use with the Windows Operating System.</li> <li>• <b>Enabled</b>—Configures the COM port 0 as a remote management port for Windows Emergency Management services.</li> </ul>

#### LOM and PCIe Slots Configuration Parameters

Name	Description
<b>All Onboard LOM Ports</b> <b>set AllLomPortControl</b>	Whether all LOM ports are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—All LOM ports are disabled.</li> <li>• <b>Enabled</b>—All LOM ports are enabled.</li> </ul>
<b>LOM Port <i>n</i> OptionROM</b> <b>set LomOpromControlPort<i>n</i></b>	Whether Option ROM is available on the LOM port designated by <i>n</i> . This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Option ROM is not available on LOM port <i>n</i>.</li> <li>• <b>Enabled</b>—Option ROM is available on LOM port <i>n</i>.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>

Name	Description
<b>All PCIe Slots OptionROM</b> set <b>PcieOptionROMs</b>	Whether the server can use the PCIe Option ROM expansion slots. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—PCIe Option ROMs are not available.</li> <li>• <b>Enabled</b>—PCIe Option ROMs are available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>PCIe Slot:<i>n</i> OptionROM</b> set <b>Slot-<i>n</i>-ROM</b>	Whether PCIe expansion slot <i>n</i> is available to the server. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>PCIe Slot:<i>n</i> Link Speed</b> <b>PCIe Slot:<i>n</i>LinkSpeed</b>	This option allows you to restrict the maximum speed of an adapter card installed in PCIe slot <i>n</i> . This can be one of the following: <ul style="list-style-type: none"> <li>• <b>GEN1</b>—2.5GT/s (gigatransfers per second) is the maximum speed allowed.</li> <li>• <b>GEN2</b>—5GT/s is the maximum speed allowed.</li> <li>• <b>GEN3</b>—8GT/s is the maximum speed allowed.</li> <li>• <b>Disabled</b>—The maximum speed is not restricted.</li> </ul> <p>For example, if you have a 3<sup>rd</sup> generation adapter card in PCIe slot 2 that you want to run at a maximum of 5GT/s instead of the 8GT/s that card supports, set the PCIe Slot 2 Link Speed to <b>GEN2</b>. The system then ignores the card's supported maximum speed of 8GT/s and forces it to run at a maximum of 5 GT/s.</p>

## Server Management BIOS Parameters for C22 and C24 Servers

Name	Description
<b>FRB-2 Timer</b> set <b>FRB-2</b>	Whether the FRB2 timer is used by CIMC to recover the system if it hangs during POST. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The FRB2 timer is not used.</li> <li>• <b>Enabled</b>—The FRB2 timer is started during POST and used to recover the system if necessary.</li> </ul>

Name	Description
<b>OS Watchdog Timer</b> <b>set OSBootWatchdogTimer</b>	<p>Whether the BIOS programs the watchdog timer with a specified timeout value. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The watchdog timer is not used to track how long the server takes to boot.</li> <li>• <b>Enabled</b>—The watchdog timer tracks how long the server takes to boot. If the server does not boot within the length of time specified by the <b>set OSBootWatchdogTimerTimeout</b> command, the CIMC logs an error and takes the action specified by the <b>set OSBootWatchdogTimerPolicy</b> command.</li> </ul>
<b>OS Watchdog Timer Timeout</b> <b>set OSBootWatchdogTimerTimeOut</b>	<p>What timeout value the BIOS uses to configure the watchdog timer. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>5_Minutes</b>—The watchdog timer expires 5 minutes after the OS begins to boot.</li> <li>• <b>10_Minutes</b>—The watchdog timer expires 10 minutes after the OS begins to boot.</li> <li>• <b>15_Minutes</b>—The watchdog timer expires 15 minutes after the OS begins to boot.</li> <li>• <b>20_Minutes</b>—The watchdog timer expires 20 minutes after the OS begins to boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>
<b>OS Watchdog Timer Policy</b> <b>set OSBootWatchdogTimerPolicy</b>	<p>What action the system takes if the watchdog timer expires. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Do_Nothing</b>—The server takes no action if the watchdog timer expires during OS boot.</li> <li>• <b>Power_Down</b>—The server is powered off if the watchdog timer expires during OS boot.</li> <li>• <b>Reset</b>—The server is reset if the watchdog timer expires during OS boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>

Name	Description
<b>Boot Order Rules</b> <b>set ManagedBootRule</b>	<p>How the server changes the boot order list defined through the CIMC GUI or CLI when there are no devices of a particular device type available or when the user defines a different boot order using the server's BIOS Setup Utility.</p> <p>The supported device types are:</p> <ul style="list-style-type: none"> <li>• <b>HDD</b>—Hard disk drive</li> <li>• <b>FDD</b>—Floppy disk drive</li> <li>• <b>CDROM</b>—Bootable CD-ROM or DVD</li> <li>• <b>PXE</b>—PXE boot</li> <li>• <b>EFI</b>—Extensible Firmware Interface</li> </ul> <p>The Boot Order Rules option can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Strict</b>—When no devices of a particular type are available, the system creates a placeholder for that device type in the boot order list. When a device of that type becomes available, it is added to the boot order in the previously defined position.</li> </ul> <p>If the user defines a boot order through the server's BIOS Setup Utility, that boot order is given priority over the boot order configured through the CIMC GUI or CLI. All device types defined through CIMC that are not present in the boot order defined through the BIOS Setup Utility are removed from the boot order list.</p> <ul style="list-style-type: none"> <li>• <b>Loose</b>—When no devices of a particular type are available, the system removes that device type from the boot order. When a device of that type becomes available, the system adds it to the end of the boot order list.</li> </ul> <p>If the boot order is configured through the server's BIOS Setup Utility, that boot order is given priority over the boot order configured through the CIMC GUI or CLI. All device types defined through CIMC that are not present in the boot order defined through the BIOS Setup Utility are moved to the end of the boot order list.</p>

# C220 and C240 Servers

## Main BIOS Parameters for C220 and C240 Servers

Name	Description
<b>TPM Support</b> set TPMAdminCtrl	<p>TPM (Trusted Platform Module) is a microchip designed to provide basic security-related functions primarily involving encryption keys. This option allows you to control the TPM Security Device support for the system. It can be one of the following:</p> <ul style="list-style-type: none"><li>• <b>Disabled</b>—The server does not use the TPM.</li><li>• <b>Enabled</b>—The server uses the TPM.</li></ul> <p><b>Note</b> We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

## Advanced BIOS Parameters for C220 and C240 Servers

### Processor Configuration Parameters

Name	Description
<b>Intel Hyper-Threading Technology</b> set IntelHyperThread	<p>Whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to execute threads in parallel within each processor. This can be one of the following:</p> <ul style="list-style-type: none"><li>• <b>Disabled</b>—The processor does not permit hyperthreading.</li><li>• <b>Enabled</b>—The processor allows for the parallel execution of multiple threads.</li></ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

Name	Description
<b>Number of Enabled Cores</b> <b>set CoreMultiProcessing</b>	<p>Allows you to disable one or more of the physical cores on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>All</b>—Enables all physical cores. This also enables Hyper Threading on the associated logical processor cores.</li> <li>• <b>1 through <i>n</i></b>—Specifies the number of physical processor cores that can run on the server. Each physical core has an associated logical core.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Execute Disable</b> <b>set ExecuteDisable</b>	<p>Classifies memory areas on the server to specify where application code can execute. As a result of this classification, the processor disables code execution if a malicious worm attempts to insert code in the buffer. This setting helps to prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not classify memory areas.</li> <li>• <b>Enabled</b>—The processor classifies memory areas.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Intel VT</b> <b>set IntelVT</b>	<p>Whether the processor uses Intel Virtualization Technology (VT), which allows a platform to run multiple operating systems and applications in independent partitions. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit virtualization.</li> <li>• <b>Enabled</b>—The processor allows multiple operating systems in independent partitions.</li> </ul> <p><b>Note</b> If you change this option, you must power cycle the server before the setting takes effect.</p>
<b>Intel VT-d</b> <b>set IntelVTD</b>	<p>Whether the processor uses Intel Virtualization Technology for Directed I/O (VT-d). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not use virtualization technology.</li> <li>• <b>Enabled</b>—The processor uses virtualization technology.</li> </ul>

Name	Description
<b>Intel VT-d Coherency Support</b> <b>set CoherencySupport</b>	<p>Whether the processor supports Intel VT-d Coherency. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support coherency.</li> <li>• <b>Enabled</b>—The processor uses VT-d Coherency as required.</li> </ul>
<b>Intel VT-d ATS Support</b> <b>set ATS</b>	<p>Whether the processor supports Intel VT-d Address Translation Services (ATS). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support ATS.</li> <li>• <b>Enabled</b>—The processor uses VT-d ATS as required.</li> </ul>
<b>CPU Performance</b> <b>set CPUPerformance</b>	<p>Sets the CPU performance profile for the server. The performance profile consists of the following options:</p> <ul style="list-style-type: none"> <li>• DCU Streamer Prefetcher</li> <li>• DCU IP Prefetcher</li> <li>• Hardware Prefetcher</li> <li>• Adjacent Cache-Line Prefetch</li> </ul> <p>This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Enterprise</b>—All options are enabled.</li> <li>• <b>High_Throughput</b>—Only the DCU IP Prefetcher is enabled. The rest of the options are disabled.</li> <li>• <b>HPC</b>—All options are enabled. This setting is also known as high performance computing.</li> <li>• <b>Custom</b>—All performance profile options can be configured from the BIOS setup on the server. In addition, the Hardware Prefetcher and Adjacent Cache-Line Prefetch options can be configured in the fields below.</li> </ul>
<b>Hardware Prefetcher</b> <b>set HardwarePrefetch</b>	<p>Whether the processor allows the Intel hardware prefetcher to fetch streams of data and instruction from memory into the unified second-level cache when necessary. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The hardware prefetcher is not used.</li> <li>• <b>Enabled</b>—The processor uses the hardware prefetcher when cache issues are detected.</li> </ul>

Name	Description
<b>Adjacent Cache Line Prefetcher</b> <b>set AdjacentCacheLinePrefetch</b>	<p>Whether the processor fetches cache lines in even/odd pairs instead of fetching just the required line. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor only fetches the required line.</li> <li>• <b>Enabled</b>— The processor fetches both the required line and its paired line.</li> </ul>
<b>DCU Streamer Prefetch</b> <b>set DcuStreamerPrefetch</b>	<p>Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not try to anticipate cache read requirements and only fetches explicitly requested lines.</li> <li>• <b>Enabled</b>—The DCU prefetcher analyzes the cache read pattern and prefetches the next line in the cache if it determines that it may be needed.</li> </ul>
<b>DCU IP Prefetcher</b> <b>set DculpPrefetch</b>	<p>Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not preload any cache data.</li> <li>• <b>Enabled</b>—The DCU IP prefetcher preloads the L1 cache with the data it determines to be the most relevant.</li> </ul>
<b>Direct Cache Access Support</b> <b>set DirectCacheAccess</b>	<p>Allows processors to increase I/O performance by placing data from I/O devices directly into the processor cache. This setting helps to reduce cache misses. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Data from I/O devices is not placed directly into the processor cache.</li> <li>• <b>Enabled</b>—Data from I/O devices is placed directly into the processor cache.</li> </ul>



Name	Description
<b>Power Technology</b> <b>set CPUPowerManagement</b>	<p>Enables you to configure the CPU power management settings for the following options:</p> <ul style="list-style-type: none"> <li>• Enhanced Intel Speedstep Technology</li> <li>• Intel Turbo Boost Technology</li> <li>• Processor Power State C6</li> </ul> <p>Power Technology can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Custom</b>—The server uses the individual settings for the BIOS parameters mentioned above. You must select this option if you want to change any of these BIOS parameters.</li> <li>• <b>Disabled</b>—The server does not perform any CPU power management and any settings for the BIOS parameters mentioned above are ignored.</li> <li>• <b>Energy_Efficient</b>—The server determines the best settings for the BIOS parameters mentioned above and ignores the individual settings for these parameters.</li> </ul>
<b>Enhanced Intel Speedstep Technology</b> <b>set EnhancedIntelSpeedStep</b>	<p>Whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor never dynamically adjusts its voltage or frequency.</li> <li>• <b>Enabled</b>—The processor utilizes Enhanced Intel SpeedStep Technology and enables all supported processor sleep states to further conserve power.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p> <p><b>Note</b>     <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>

Name	Description
<b>Intel Turbo Boost Technology</b> <b>set IntelTurboBoostTech</b>	<p>Whether the processor uses Intel Turbo Boost Technology, which allows the processor to automatically increase its frequency if it is running below power, temperature, or voltage specifications. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not increase its frequency automatically.</li> <li>• <b>Enabled</b>—The processor utilizes Turbo Boost Technology if required.</li> </ul> <p><b>Note</b> <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Processor Power State C6</b> <b>set ProcessorC6Report</b>	<p>Whether the BIOS sends the C6 report to the operating system. When the OS receives the report, it can transition the processor into the lower C6 power state to decrease energy usage while maintaining optimal processor performance. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not send the C6 report.</li> <li>• <b>Enabled</b>—The BIOS sends the C6 report, allowing the OS to transition the processor to the C6 low power state.</li> </ul> <p><b>Note</b> <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Processor Power State C1 Enhanced</b> <b>set ProcessorC1EReport</b>	<p>Whether the CPU transitions to its minimum frequency when entering the C1 state. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The CPU continues to run at its maximum frequency in C1 state.</li> <li>• <b>Enabled</b>—The CPU transitions to its minimum frequency. This option saves the maximum amount of power in C1 state.</li> </ul>
<b>Frequency Floor Override</b> <b>set CpuFreqFloor</b>	<p>Whether the CPU is allowed to drop below the maximum non-turbo frequency when idle. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>— The CPU can drop below the maximum non-turbo frequency when idle. This option decreases power consumption but may reduce system performance.</li> <li>• <b>Enabled</b>— The CPU cannot drop below the maximum non-turbo frequency when idle. This option improves system performance but may increase power consumption.</li> </ul>

Name	Description
<b>P-STATE Coordination</b> <b>set PsdCoordType</b>	<p>Allows you to define how BIOS communicates the P-state support model to the operating system. There are 3 models as defined by the Advanced Configuration and Power Interface (ACPI) specification.</p> <ul style="list-style-type: none"> <li>• <b>HW_ALL</b>—The processor hardware is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a package).</li> <li>• <b>SW_ALL</b>—The OS Power Manager (OSPM) is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a physical package), and must initiate the transition on all of the logical processors.</li> <li>• <b>SW_ANY</b>—The OS Power Manager (OSPM) is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a package), and may initiate the transition on any of the logical processors in the domain.</li> </ul> <p><b>Note</b>    <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Energy Performance</b> <b>set CpuEngPerfBias</b>	<p>Allows you to determine whether system performance or energy efficiency is more important on this server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Balanced_Energy</b></li> <li>• <b>Balanced_Performance</b></li> <li>• <b>Energy_Efficient</b></li> <li>• <b>Performance</b></li> </ul>

## Memory Configuration Parameters

Name	Description
<b>Select Memory RAS</b> <b>set SelectMemoryRAS</b>	<p>How the memory reliability, availability, and serviceability (RAS) is configured for the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Maximum_Performance</b>—System performance is optimized.</li> <li>• <b>Mirroring</b>—System reliability is optimized by using half the system memory as backup.</li> <li>• <b>Lockstep</b>—If the DIMM pairs in the server have an identical type, size, and organization and are populated across the SMI channels, you can enable lockstep mode to minimize memory access latency and provide better performance. This option offers better system performance than Mirroring and better reliability than Maximum Performance but lower reliability than Mirroring and lower system performance than Maximum Performance.</li> </ul>
<b>DRAM Clock Throttling</b> <b>set DRAMClockThrottling</b>	<p>Allows you to tune the system settings between the memory bandwidth and power consumption. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Balanced</b>—DRAM clock throttling is reduced, providing a balance between performance and power.</li> <li>• <b>Performance</b>—DRAM clock throttling is disabled, providing increased memory bandwidth at the cost of additional power.</li> <li>• <b>Energy_Efficient</b>—DRAM clock throttling is increased to improve energy efficiency.</li> </ul>
<b>NUMA</b> <b>set NUMAOptimize</b>	<p>Whether the BIOS supports NUMA. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not support NUMA.</li> <li>• <b>Enabled</b>—The BIOS includes the ACPI tables that are required for NUMA-aware operating systems. If you enable this option, the system must disable Inter-Socket Memory interleaving on some platforms.</li> </ul>

Name	Description
<b>Low Voltage DDR Mode</b> <b>set LvDDRMode</b>	<p>Whether the system prioritizes low voltage or high frequency memory operations. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Power_Saving_Mode</b>—The system prioritizes low voltage memory operations over high frequency memory operations. This mode may lower memory frequency in order to keep the voltage low.</li> <li>• <b>Performance_Mode</b>—The system prioritizes high frequency operations over low voltage operations.</li> </ul>
<b>DRAM Refresh rate</b> <b>set DramRefreshRate</b>	<p>Allows you to set the rate at which the DRAM cells are refreshed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>1x</b>—DRAM cells are refreshed every 64ms.</li> <li>• <b>2x</b>—DRAM cells are refreshed every 32ms.</li> <li>• <b>3x</b>—DRAM cells are refreshed every 21ms.</li> <li>• <b>4x</b>—DRAM cells are refreshed every 16ms.</li> <li>• <b>Auto</b>—DRAM cells refresh rate is automatically chosen by the BIOS based on the system configuration. This is the recommended setting for this parameter.</li> </ul>
<b>Channel Interleaving</b> <b>set ChannelInterLeave</b>	<p>Whether the CPU divides memory blocks and spreads contiguous portions of data across interleaved channels to enable simultaneous read operations. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines what interleaving is done.</li> <li>• <b>1_Way</b>—Some channel interleaving is used.</li> <li>• <b>2_Way</b></li> <li>• <b>3_Way</b></li> <li>• <b>4_Way</b>—The maximum amount of channel interleaving is used.</li> </ul>

Name	Description
<b>Rank Interleaving</b> <b>set RankInterLeave</b>	<p>Whether the CPU interleaves physical ranks of memory so that one rank can be accessed while another is being refreshed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines what interleaving is done.</li> <li>• <b>1_Way</b>—Some rank interleaving is used.</li> <li>• <b>2_Way</b></li> <li>• <b>4_Way</b></li> <li>• <b>8_Way</b>—The maximum amount of rank interleaving is used.</li> </ul>
<b>Patrol Scrub</b> <b>set PatrolScrub</b>	<p>Whether the system actively searches for, and corrects, single bit memory errors even in unused portions of the memory on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The system checks for memory ECC errors only when the CPU reads or writes a memory address.</li> <li>• <b>Enabled</b>—The system periodically reads and writes memory searching for ECC errors. If any errors are found, the system attempts to fix them. This option may correct single bit errors before they become multi-bit errors, but it may adversely affect performance when the patrol scrub is running.</li> </ul>
<b>Demand Scrub</b> <b>set DemandScrub</b>	<p>Whether the system corrects single bit memory errors encountered when the CPU or I/O makes a demand read. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Single bit memory errors are not corrected.</li> <li>• <b>Enabled</b>—Single bit memory errors are corrected in memory and the corrected data is set in response to the demand read.</li> </ul>

Name	Description
<b>Altitude</b> <b>set Altitude</b>	<p>The approximate number of meters above sea level at which the physical server is installed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines the physical elevation.</li> <li>• <b>300_M</b>—The server is approximately 300 meters above sea level.</li> <li>• <b>900_M</b>—The server is approximately 900 meters above sea level.</li> <li>• <b>1500_M</b>—The server is approximately 1500 meters above sea level.</li> <li>• <b>3000_M</b>—The server is approximately 3000 meters above sea level.</li> </ul>

#### QPI Configuration Parameters

Name	Description
<b>QPI Link Frequency</b> <b>set QPILinkFrequency</b>	<p>The Intel QuickPath Interconnect (QPI) link frequency, in gigatransfers per second (GT/s). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines the QPI link frequency.</li> <li>• <b>6.4_GT/s</b></li> <li>• <b>7.2_GT/s</b></li> <li>• <b>8.0_GT/s</b></li> </ul>

#### Onboard Storage Parameters

Name	Description
<b>Onboard SCU Storage Support</b> <b>set DisableSCU</b>	<p>Whether the onboard software RAID controller is available to the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The software RAID controller is not available.</li> <li>• <b>Enabled</b>—The software RAID controller is available.</li> </ul>

Name	Description
<b>Onboard SCU Storage SW Stack</b> set PchScuOromSelect	<p>Allows you to choose a pre-boot software stack for an onboard SCU storage controller. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Intel RSTe(1)</b></li> <li>• <b>LSI SW RAID (0)</b></li> </ul> <p><b>Note</b> This configuration parameter is valid only for the C220 servers.</p>

### USB Configuration Parameters

Name	Description
<b>Legacy USB Support</b> set LegacyUSBSupport	<p>Whether the system supports legacy USB devices. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—USB devices are only available to EFI applications.</li> <li>• <b>Enabled</b>—Legacy USB support is always available.</li> <li>• <b>Auto</b>—Disables legacy USB support if no USB devices are connected.</li> </ul>
<b>Port 60/64 Emulation</b> set UsbEmul6064	<p>Whether the system supports 60h/64h emulation for complete USB keyboard legacy support. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—60h/64 emulation is not supported.</li> <li>• <b>Enabled</b>—60h/64 emulation is supported.</li> </ul> <p>You should select this option if you are using a non-USB aware operating system on the server.</p>
<b>All USB Devices</b> set AllUsbDevices	<p>Whether all physical and virtual USB devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—All USB devices are disabled.</li> <li>• <b>Enabled</b>—All USB devices are enabled.</li> </ul>
<b>USB Port: Rear</b> set UsbPortRear	<p>Whether the rear panel USB devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the rear panel USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the rear panel USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>



Name	Description
<b>USB Port: Front</b> <b>set UsbPortFront</b>	<p>Whether the front panel USB devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the front panel USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the front panel USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>
<b>USB Port: Internal</b> <b>set UsbPortInt</b>	<p>Whether the internal USB devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the internal USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the internal USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>
<b>USB Port: KVM</b> <b>set UsbPortKVM</b>	<p>Whether the KVM ports are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the KVM keyboard and/or mouse devices. Keyboard and/or mouse will not work in the KVM window.</li> <li>• <b>Enabled</b>—Enables the KVM keyboard and/or mouse devices.</li> </ul>
<b>USB Port: VMedia</b> <b>set UsbPortVMedia</b>	<p>Whether the virtual media devices are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the vMedia devices.</li> <li>• <b>Enabled</b>—Enables the vMedia devices.</li> </ul>
<b>USB Port: SD Card</b> <b>set UsbPortSdCard</b>	<p>Whether the SD card drives are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the SD card drives. The SD card drives are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the SD card drives.</li> </ul>

## PCI Configuration Parameters

Name	Description
<b>Memory Mapped I/O Above 4GB</b> <b>set MemoryMappedIOAbove4GB</b>	<p>Whether to enable or disable memory mapped I/O of 64-bit PCI devices to 4GB or greater address space. Legacy option ROMs are not able to access addresses above 4GB. PCI devices that are 64-bit compliant but use a legacy option ROM may not function correctly with this setting enabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server does not map I/O of 64-bit PCI devices to 4GB or greater address space.</li> <li>• <b>Enabled</b>—The server maps I/O of 64-bit PCI devices to 4GB or greater address space.</li> </ul>
<b>ASPM Support</b> <b>set ASPMSupport</b>	<p>Allows you to set the level of ASPM (Active Power State Management) support in the BIOS. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—ASPM support is disabled in the BIOS.</li> <li>• <b>Force L0s</b>—Force all links to L0 standby (L0s) state.</li> <li>• <b>Auto</b>—The CPU determines the power state.</li> </ul>
<b>VGA Priority</b> <b>set VgaPriority</b>	<p>Allows you to set the priority for VGA graphics devices if multiple VGA devices are found in the system. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Onboard</b>—Priority is given to the onboard VGA device. BIOS post screen and OS boot are driven through the onboard VGA port.</li> <li>• <b>Offboard</b>—Priority is given to the PCIE Graphics adapter. BIOS post screen and OS boot are driven through the external graphics adapter port.</li> <li>• <b>Onboard_VGA_Disabled</b>—Priority is given to the PCIE Graphics adapter, and the onboard VGA device is disabled.</li> </ul> <p><b>Note</b> The vKVM does not function when the onboard VGA is disabled.</p>

## Serial Configuration Parameters

Name	Description
<b>Console Redirection</b> <b>set ConsoleRedir</b>	<p>Allows a serial port to be used for console redirection during POST and BIOS booting. After the BIOS has booted and the operating system is responsible for the server, console redirection is irrelevant and has no effect. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—No console redirection occurs during POST.</li> <li>• <b>COM_0</b>—Enables console redirection on COM port 0 during POST.</li> <li>• <b>COM_1</b>—Enables console redirection on COM port 1 during POST.</li> </ul>
<b>Terminal Type</b> <b>set TerminalType</b>	<p>What type of character formatting is used for console redirection. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>PC-ANSI</b>—The PC-ANSI terminal font is used.</li> <li>• <b>VT100</b>—A supported vt100 video terminal and its character set are used.</li> <li>• <b>VT100+</b>—A supported vt100-plus video terminal and its character set are used.</li> <li>• <b>VT-UTF8</b>—A video terminal with the UTF-8 character set is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Bits per second</b> <b>set BaudRate</b>	<p>What BAUD rate is used for the serial port transmission speed. If you disable Console Redirection, this option is not available. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>9600</b>—A 9,600 BAUD rate is used.</li> <li>• <b>19200</b>—A 19,200 BAUD rate is used.</li> <li>• <b>38400</b>—A 38,400 BAUD rate is used.</li> <li>• <b>57600</b>—A 57,600 BAUD rate is used.</li> <li>• <b>115200</b>—A 115,200 BAUD rate is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>

Name	Description
<b>Flow Control</b> <b>set FlowCtrl</b>	<p>Whether a handshake protocol is used for flow control. Request to Send / Clear to Send (RTS/CTS) helps to reduce frame collisions that can be introduced by a hidden terminal problem. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>None</b>—No flow control is used.</li> <li>• <b>Hardware_RTS/CTS</b>—RTS/CTS is used for flow control.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Putty KeyPad</b> <b>set PuttyFunctionKeyPad</b>	<p>Allows you to change the action of the PuTTY function keys and the top row of the numeric keypad. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>VT100</b>—The function keys generate ESC OP through ESC O[.</li> <li>• <b>LINUX</b>—Mimics the Linux virtual console. Function keys F6 to F12 behave like the default mode, but F1 to F5 generate ESC [[A through ESC [[E.</li> <li>• <b>XTERMR6</b>—Function keys F5 to F12 behave like the default mode. Function keys F1 to F4 generate <b>ESC OP</b> through <b>ESC OS</b>, which are the sequences produced by the top row of the keypad on Digital terminals.</li> <li>• <b>SCO</b>—The function keys F1 to F12 generate ESC [M through ESC [X. The function and shift keys generate ESC [Y through ESC [j. The control and function keys generate ESC [k through ESC [v. The shift, control and function keys generate ESC [w through ESC [{.</li> <li>• <b>ESCN</b>—The default mode. The function keys match the general behavior of Digital terminals. The function keys generate sequences such as ESC [11~ and ESC [12~.</li> <li>• <b>VT400</b>—The function keys behave like the default mode. The top row of the numeric keypad generates ESC OP through ESC OS.</li> </ul>
<b>Redirection After BIOS POST</b> <b>set RedirectionAfterPOST</b>	<p>Whether BIOS console redirection should be active after BIOS POST is complete and control given to the OS bootloader. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Always_Enable</b>—BIOS Legacy console redirection is active during the OS boot and run time.</li> <li>• <b>Bootloader</b>—BIOS Legacy console redirection is disabled before giving control to the OS boot loader.</li> </ul>

Name	Description
<b>Out-of-Band Mgmt Port</b> <b>set comSpcrEnable</b>	<p>Allows you to configure the COM port 0 that can be used for Windows Emergency Management services. ACPI SPCR table is reported based on this setup option. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Configures the COM port 0 as a general purpose port for use with the Windows Operating System.</li> <li>• <b>Enabled</b>—Configures the COM port 0 as a remote management port for Windows Emergency Management services.</li> </ul>

### LOM and PCIe Slots Configuration Parameters

Name	Description
<b>All Onboard LOM Ports</b> <b>set AllLomPortControl</b>	<p>Whether all LOM ports are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—All LOM ports are disabled.</li> <li>• <b>Enabled</b>—All LOM ports are enabled.</li> </ul>
<b>LOM Port <i>n</i> OptionROM</b> <b>set LomOpromControlPort<i>n</i></b>	<p>Whether Option ROM is available on the LOM port designated by <i>n</i>. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>All PCIe Slots OptionROM</b> <b>set PcieOptionROMs</b>	<p>Whether the server can use the PCIe Option ROM expansion slots. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>

Name	Description
<b>PCIe Slot:<i>n</i> OptionROM</b> set <b>PcieSlot<i>n</i>OptionROM</b>	Whether PCIe expansion slot <i>n</i> is available to the server. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>PCIe Mezzanine OptionROM</b> set <b>PcieMezzOptionROM</b>	Whether the PCIe mezzanine slot expansion ROM is available to the server. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>PCIe Slot:<i>n</i> Link Speed</b> <b>PCIe Slot:<i>n</i>LinkSpeed</b>	This option allows you to restrict the maximum speed of an adapter card installed in PCIe slot <i>n</i> . This can be one of the following: <ul style="list-style-type: none"> <li>• <b>GEN1</b>—2.5GT/s (gigatransfers per second) is the maximum speed allowed.</li> <li>• <b>GEN2</b>—5GT/s is the maximum speed allowed.</li> <li>• <b>GEN3</b>—8GT/s is the maximum speed allowed.</li> <li>• <b>Disabled</b>—The maximum speed is not restricted.</li> </ul> <p>For example, if you have a 3<sup>rd</sup> generation adapter card in PCIe slot 2 that you want to run at a maximum of 5GT/s instead of the 8GT/s that card supports, set the PCIe Slot 2 Link Speed to <b>GEN2</b>. The system then ignores the card's supported maximum speed of 8GT/s and forces it to run at a maximum of 5 GT/s.</p>

## Server Management BIOS Parameters for C220 and C240 Servers

Name	Description
<b>FRB-2 Timer</b> set <b>FRB-2</b>	Whether the FRB2 timer is used by CIMC to recover the system if it hangs during POST. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The FRB2 timer is not used.</li> <li>• <b>Enabled</b>—The FRB2 timer is started during POST and used to recover the system if necessary.</li> </ul>

Name	Description
<b>OS Watchdog Timer</b> <b>set OSBootWatchdogTimer</b>	<p>Whether the BIOS programs the watchdog timer with a specified timeout value. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The watchdog timer is not used to track how long the server takes to boot.</li> <li>• <b>Enabled</b>—The watchdog timer tracks how long the server takes to boot. If the server does not boot within the length of time specified by the <b>set OSBootWatchdogTimerTimeout</b> command, the CIMC logs an error and takes the action specified by the <b>set OSBootWatchdogTimerPolicy</b> command.</li> </ul>
<b>OS Watchdog Timer Timeout</b> <b>set OSBootWatchdogTimerTimeOut</b>	<p>What timeout value the BIOS uses to configure the watchdog timer. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>5_Minutes</b>—The watchdog timer expires 5 minutes after the OS begins to boot.</li> <li>• <b>10_Minutes</b>—The watchdog timer expires 10 minutes after the OS begins to boot.</li> <li>• <b>15_Minutes</b>—The watchdog timer expires 15 minutes after the OS begins to boot.</li> <li>• <b>20_Minutes</b>—The watchdog timer expires 20 minutes after the OS begins to boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>
<b>OS Watchdog Timer Policy</b> <b>set OSBootWatchdogTimerPolicy</b>	<p>What action the system takes if the watchdog timer expires. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Do_Nothing</b>—The server takes no action if the watchdog timer expires during OS boot.</li> <li>• <b>Power_Down</b>—The server is powered off if the watchdog timer expires during OS boot.</li> <li>• <b>Reset</b>—The server is reset if the watchdog timer expires during OS boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>

Name	Description
<b>Boot Order Rules</b> <b>set ManagedBootRule</b>	<p>How the server changes the boot order list defined through the CIMC GUI or CLI when there are no devices of a particular device type available or when the user defines a different boot order using the server's BIOS Setup Utility.</p> <p>The supported device types are:</p> <ul style="list-style-type: none"> <li>• <b>HDD</b>—Hard disk drive</li> <li>• <b>FDD</b>—Floppy disk drive</li> <li>• <b>CDROM</b>—Bootable CD-ROM or DVD</li> <li>• <b>PXE</b>—PXE boot</li> <li>• <b>EFI</b>—Extensible Firmware Interface</li> </ul> <p>The Boot Order Rules option can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Strict</b>—When no devices of a particular type are available, the system creates a placeholder for that device type in the boot order list. When a device of that type becomes available, it is added to the boot order in the previously defined position.</li> </ul> <p>If the user defines a boot order through the server's BIOS Setup Utility, that boot order is given priority over the boot order configured through the CIMC GUI or CLI. All device types defined through CIMC that are not present in the boot order defined through the BIOS Setup Utility are removed from the boot order list.</p> <ul style="list-style-type: none"> <li>• <b>Loose</b>—When no devices of a particular type are available, the system removes that device type from the boot order. When a device of that type becomes available, the system adds it to the end of the boot order list.</li> </ul> <p>If the boot order is configured through the server's BIOS Setup Utility, that boot order is given priority over the boot order configured through the CIMC GUI or CLI. All device types defined through CIMC that are not present in the boot order defined through the BIOS Setup Utility are moved to the end of the boot order list.</p>



# C260 Servers

## Main BIOS Parameters for C260 Servers

Name	Description
<b>POST Error Pause</b> set POSTErrorPause	What happens when the server encounters a critical error during POST. This can be one of the following: <ul style="list-style-type: none"><li>• <b>Enabled</b>—The BIOS pauses the attempt to boot the server and opens the Error Manager when a critical error occurs during POST.</li><li>• <b>Disabled</b>—The BIOS continues to attempt to boot the server.</li></ul>
<b>Boot Option Retry</b> set BootOptionRetry	Whether the BIOS retries NON-EFI based boot options without waiting for user input. This can be one of the following: <ul style="list-style-type: none"><li>• <b>Enabled</b>—Continually retries NON-EFI based boot options without waiting for user input.</li><li>• <b>Disabled</b>—Waits for user input before retrying NON-EFI based boot options.</li></ul>

## Advanced BIOS Parameters for C260 Servers

### Processor Configuration Parameters

Name	Description
<b>Intel Turbo Boost Technology</b> set IntelTurboBoostTech	Whether the processor uses Intel Turbo Boost Technology, which allows the processor to automatically increase its frequency if it is running below power, temperature, or voltage specifications. This can be one of the following: <ul style="list-style-type: none"><li>• <b>Disabled</b>—The processor does not increase its frequency automatically.</li><li>• <b>Enabled</b>—The processor utilizes Turbo Boost Technology if required.</li></ul>

Name	Description
<b>Enhanced Intel Speedstep Technology</b> <b>set EnhancedIntelSpeedStep</b>	<p>Whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor never dynamically adjusts its voltage or frequency.</li> <li>• <b>Enabled</b>—The processor utilizes Enhanced Intel SpeedStep Technology and enables all supported processor sleep states to further conserve power.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Intel Hyper-Threading Technology</b> <b>set IntelHyperThread</b>	<p>Whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to execute threads in parallel within each processor. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit hyperthreading.</li> <li>• <b>Enabled</b>—The processor allows for the parallel execution of multiple threads.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Number of Enabled Cores</b> <b>set CoreMultiProcessing</b>	<p>Allows you to disable one or more of the physical cores on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>All</b>—Enables all physical cores. This also enables Hyper Threading on the associated logical processor cores.</li> <li>• <b>1 through <i>n</i></b>—Specifies the number of physical processor cores that can run on the server. Each physical core has an associated logical core.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

Name	Description
<b>Execute Disable</b> <b>set ExecuteDisable</b>	<p>Classifies memory areas on the server to specify where application code can execute. As a result of this classification, the processor disables code execution if a malicious worm attempts to insert code in the buffer. This setting helps to prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not classify memory areas.</li> <li>• <b>Enabled</b>—The processor classifies memory areas.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Intel Virtualization Technology</b> <b>set IntelVT</b>	<p>Whether the processor uses Intel Virtualization Technology (VT), which allows a platform to run multiple operating systems and applications in independent partitions. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit virtualization.</li> <li>• <b>Enabled</b>—The processor allows multiple operating systems in independent partitions.</li> </ul> <p><b>Note</b> If you change this option, you must power cycle the server before the setting takes effect.</p>
<b>Intel VT for Directed IO</b> <b>set IntelVTD</b>	<p>Whether the processor uses Intel Virtualization Technology for Directed I/O (VT-d). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not use virtualization technology.</li> <li>• <b>Enabled</b>—The processor uses virtualization technology.</li> </ul>
<b>Intel VT-d Interrupt Remapping</b> <b>set InterruptRemap</b>	<p>Whether the processor supports Intel VT-d Interrupt Remapping. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support remapping.</li> <li>• <b>Enabled</b>—The processor uses VT-d Interrupt Remapping as required.</li> </ul>
<b>Intel VT-d Coherency Support</b> <b>set CoherencySupport</b>	<p>Whether the processor supports Intel VT-d Coherency. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support coherency.</li> <li>• <b>Enabled</b>—The processor uses VT-d Coherency as required.</li> </ul>

Name	Description
<b>Intel VT-d Address Translation Services</b> set <b>ATS</b>	Whether the processor supports Intel VT-d Address Translation Services (ATS). This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support ATS.</li> <li>• <b>Enabled</b>—The processor uses VT-d ATS as required.</li> </ul>
<b>Intel VT-d PassThrough DMA</b> set <b>PassThroughDMA</b>	Whether the processor supports Intel VT-d Pass-through DMA. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support pass-through DMA.</li> <li>• <b>Enabled</b>—The processor uses VT-d Pass-through DMA as required.</li> </ul>
<b>Direct Cache Access</b> set <b>DirectCacheAccess</b>	Allows processors to increase I/O performance by placing data from I/O devices directly into the processor cache. This setting helps to reduce cache misses. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Data from I/O devices is not placed directly into the processor cache.</li> <li>• <b>Enabled</b>—Data from I/O devices is placed directly into the processor cache.</li> </ul>
<b>Processor C3 Report</b> set <b>ProcessorC3Report</b>	Whether the BIOS sends the C3 report to the operating system. When the OS receives the report, it can transition the processor into the lower C3 power state to decrease energy usage while maintaining optimal processor performance. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not send the C3 report.</li> <li>• <b>ACPI_C2</b>—The BIOS sends the C3 report using the ACPI C2 format, allowing the OS to transition the processor to the C3 low power state.</li> <li>• <b>ACPI_C3</b>—The BIOS sends the C3 report using the ACPI C3 format, allowing the OS to transition the processor to the C3 low power state.</li> </ul>

Name	Description
<b>Processor C6 Report</b> <b>set ProcessorC6Report</b>	<p>Whether the BIOS sends the C6 report to the operating system. When the OS receives the report, it can transition the processor into the lower C6 power state to decrease energy usage while maintaining optimal processor performance. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not send the C6 report.</li> <li>• <b>Enabled</b>—The BIOS sends the C6 report, allowing the OS to transition the processor to the C6 low power state.</li> </ul>
<b>Package C State Limit</b> <b>set PackageCStateLimit</b>	<p>The amount of power available to the server components when they are idle. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>C0_state</b>—The server provides all server components with full power at all times. This option maintains the highest level of performance and requires the greatest amount of power.</li> <li>• <b>C1_state</b>—When the CPU is idle, the system slightly reduces the power consumption. This option requires less power than C0 and allows the server to return quickly to high performance mode.</li> <li>• <b>C3_state</b>—When the CPU is idle, the system reduces the power consumption further than with the C1 option. This requires less power than C1 or C0, but it takes the server slightly longer to return to high performance mode.</li> <li>• <b>C6_state</b>—When the CPU is idle, the system reduces the power consumption further than with the C3 option. This option saves more power than C0, C1, or C3, but there may be performance issues until the server returns to full power.</li> <li>• <b>C7_state</b>—When the CPU is idle, the server makes a minimal amount of power available to the components. This option saves the maximum amount of power but it also requires the longest time for the server to return to high performance mode.</li> <li>• <b>No_Limit</b>—The server may enter any available C state.</li> </ul> <p><b>Note</b> This option is used only if <b>CPU C State</b> is enabled.</p>

Name	Description
<b>CPU C State</b> <b>set ProcessorCcxEnable</b>	<p>Whether the system can enter a power savings mode during idle periods. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The system remains in high performance state even when idle.</li> <li>• <b>Enabled</b>—The system can reduce power to system components such as the DIMMs and CPUs. The amount of power reduction is specified by the <b>set PackageCStateLimit</b> command.</li> </ul>
<b>C1E</b> <b>set ProcessorC1eEnable</b>	<p>Whether the CPU transitions to its minimum frequency when entering the C1 state. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The CPU continues to run at its maximum frequency in C1 state.</li> <li>• <b>Enabled</b>—The CPU transitions to its minimum frequency. This option saves the maximum amount of power in C1 state.</li> </ul> <p><b>Note</b> This option is used only if <b>ProcessorCcxEnable</b> is enabled.</p>

### Memory Configuration Parameters

Name	Description
<b>Select Memory RAS</b> <b>set SelectMemoryRAS</b>	<p>How the memory reliability, availability, and serviceability (RAS) is configured for the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Maximum_Performance</b>—System performance is optimized.</li> <li>• <b>Mirroring</b>—System reliability is optimized by using half the system memory as backup.</li> <li>• <b>Sparing</b>—The system reserves some memory for use in the event a DIMM fails. If that happens, the server takes the DIMM offline and replaces it with the reserved memory. This option provides less redundancy than mirroring, but it leaves more of the memory available for programs running on the server.</li> </ul>

Name	Description
<b>NUMA Optimized</b> <b>set NUMAOptimize</b>	<p>Whether the BIOS supports NUMA. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not support NUMA.</li> <li>• <b>Enabled</b>—The BIOS includes the ACPI tables that are required for NUMA-aware operating systems. If you enable this option, the system must disable Inter-Socket Memory interleaving on some platforms.</li> </ul>
<b>Sparing Mode</b> <b>set SparingMode</b>	<p>The sparing mode used by the CIMC. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Rank_Sparing</b>—The spared memory is allocated at the rank level.</li> <li>• <b>DIMM Sparing</b>—The spared memory is allocated at the DIMM level.</li> </ul> <p><b>Note</b> This option is used only if <b>set SelectMemoryRAS</b> is set to <b>Sparing</b>.</p>
<b>Mirroring Mode</b> <b>set MirroringMode</b>	<p>Mirroring is supported across Integrated Memory Controllers (IMCs) where one memory riser is mirrored with another. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Intersocket</b>—Each IMC is mirrored across two sockets.</li> <li>• <b>Intrasocket</b>—One IMC is mirrored with another IMC in the same socket.</li> </ul> <p><b>Note</b> This option is used only if <b>SelectMemoryRAS</b> is set to <b>Mirroring</b>.</p>
<b>DRAM Refresh rate</b> <b>set DramRefreshRate</b>	<p>Allows you to set the rate at which the DRAM cells are refreshed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>1x</b>—DRAM cells are refreshed every 64ms.</li> <li>• <b>2x</b>—DRAM cells are refreshed every 32ms.</li> <li>• <b>3x</b>—DRAM cells are refreshed every 21ms.</li> <li>• <b>4x</b>—DRAM cells are refreshed every 16ms.</li> <li>• <b>Auto</b>—DRAM cells refresh rate is automatically chosen by the BIOS based on the system configuration. This is the recommended setting for this parameter.</li> </ul>

Name	Description
<b>Patrol Scrub</b> <b>set PatrolScrub</b>	<p>Whether the system actively searches for, and corrects, single bit memory errors even in unused portions of the memory on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The system checks for memory ECC errors only when the CPU reads or writes a memory address.</li> <li>• <b>Enabled</b>—The system periodically reads and writes memory searching for ECC errors. If any errors are found, the system attempts to fix them. This option may correct single bit errors before they become multi-bit errors, but it may adversely affect performance when the patrol scrub is running.</li> </ul>
<b>Patrol Scrub Interval</b> <b>set PatrolScrubDuration</b>	<p>Controls the time interval between each patrol scrub memory access. A lower interval scrubs the memory more often but requires more memory bandwidth.</p> <p>Select a value between 5 and 23. The default value is 8.</p> <p><b>Note</b> This option is used only if <b>Patrol Scrub</b> is enabled.</p>
<b>CKE Low Policy</b> <b>set CkeLowPolicy</b>	<p>Controls the DIMM power savings mode policy. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—DIMMs do not enter power saving mode.</li> <li>• <b>Slow</b>—DIMMs can enter power saving mode, but the requirements are higher. Therefore, DIMMs enter power saving mode less frequently.</li> <li>• <b>Fast</b>—DIMMs enter power saving mode as often as possible.</li> <li>• <b>Auto</b>—The BIOS controls when a DIMM enters power saving mode based on the DIMM configuration.</li> </ul>

### Serial Port Configuration Parameters

Name	Description
<b>Serial A Enable</b> <b>set Serial-PortA</b>	<p>Whether serial port A is enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The serial port is disabled.</li> <li>• <b>Enabled</b>—The serial port is enabled.</li> </ul>



**USB Configuration Parameters**

Name	Description
<b>Make Device Non-Bootable</b> set <b>MakeUSBDeviceNonBootable</b>	Whether the server can boot from a USB device. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server can boot from a USB device.</li> <li>• <b>Enabled</b>—The server cannot boot from a USB device.</li> </ul>

**PCI Configuration Parameters**

Name	Description
<b>Memory Mapped I/O Above 4GB</b> set <b>MemoryMappedIOAbove4GB</b>	Whether to enable or disable memory mapped I/O of 64-bit PCI devices to 4GB or greater address space. Legacy option ROMs are not able to access addresses above 4GB. PCI devices that are 64-bit compliant but use a legacy option ROM may not function correctly with this setting enabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server does not map I/O of 64-bit PCI devices to 4GB or greater address space.</li> <li>• <b>Enabled</b>—The server maps I/O of 64-bit PCI devices to 4GB or greater address space.</li> </ul>
<b>Onboard NIC <i>n</i> ROM</b> set <b>NIC-<i>n</i>-ROM</b>	Whether the system loads the embedded PXE option ROM for the onboard NIC designated by <i>n</i> . This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—PXE option ROM is not available for NIC <i>n</i>.</li> <li>• <b>Enabled</b>—PXE option ROM is available for NIC <i>n</i>.</li> </ul>
<b>PCIe OptionROMs</b> set <b>PciOptionRomsDisable</b>	Whether the server can use the PCIe Option ROM expansion slots. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—PCIe Option ROMs are not available.</li> <li>• <b>Enabled</b>—PCIe Option ROMs are available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>

Name	Description
<b>PCIe Slot <i>n</i> ROM</b> <b>set Slot-<i>n</i>-ROM</b>	<p>Whether PCIe expansion slot <i>n</i> is available to the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>Onboard Gbit LOM</b> <b>set OnboardNic1</b>	<p>Whether Gbit LOM is enabled or disabled on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Gbit LOM is not available.</li> <li>• <b>Enabled</b>—10Gbit LOM is available.</li> </ul>
<b>Onboard 10Gbit LOM</b> <b>set OnboardNic2</b>	<p>Whether 10Gbit LOM is enabled or disabled on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—10Gbit LOM is not available.</li> <li>• <b>Enabled</b>—10Gbit LOM is available.</li> </ul>
<b>SrIov</b> <b>set SrIov</b>	<p>Whether SR-IOV (Single Root I/O Virtualization) is enabled or disabled on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—SR-IOV is disabled.</li> <li>• <b>Enabled</b>—SR-IOV is enabled.</li> </ul>

Name	Description
<b>IOH Resource Allocation</b> <b>set IOHResource</b>	<p>Enables you to distribute 64KB of 16-bit IO resources between IOH0 and IOH1 as per system requirement. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>IOH0 24k IOH1 40k</b>— Allocates 24KB of 16-bit IO resources to IOH0 and 40KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 32k IOH1 32k</b>— Allocates 32KB of 16-bit IO resources to IOH0 and 32KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 40k IOH1 24k</b>— Allocates 40KB of 16-bit IO resources to IOH0 and 24KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 48k IOH1 16k</b>— Allocates 48KB of 16-bit IO resources to IOH0 and 16KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 56k IOH1 8k</b>— Allocates 56KB of 16-bit IO resources to IOH0 and 8KB of 16-bit IO resources to IOH1.</li> </ul>

## Server Management BIOS Parameters for C260 Servers

Name	Description
<b>Assert NMI on SERR</b> <b>set AssertNMIONSERR</b>	<p>Whether the BIOS generates a non-maskable interrupt (NMI) and logs an error when a system error (SERR) occurs. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not generate an NMI or log an error when a SERR occurs.</li> <li>• <b>Enabled</b>—The BIOS generates an NMI and logs an error when a SERR occurs. You must enable this setting if you want to enable <b>Assert_NMI_on_PERR</b>.</li> </ul>
<b>Assert NMI on PERR</b> <b>set AssertNMIONPERR</b>	<p>Whether the BIOS generates a non-maskable interrupt (NMI) and logs an error when a processor bus parity error (PERR) occurs. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not generate an NMI or log an error when a PERR occurs.</li> <li>• <b>Enabled</b>—The BIOS generates an NMI and logs an error when a PERR occurs. You must enable <b>Assert_NMI_on_SERR</b> to use this setting.</li> </ul>

Name	Description
<b>Console Redirection</b> <b>set ConsoleRedir</b>	<p>Allows a serial port to be used for console redirection during POST and BIOS booting. After the BIOS has booted and the operating system is responsible for the server, console redirection is irrelevant and has no effect. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—No console redirection occurs during POST.</li> <li>• <b>Serial_Port_A</b>—Enables console redirection on serial port A during POST.</li> </ul> <p><b>Note</b> If you enable this option, you also disable the display of the Quiet Boot logo screen during POST.</p>
<b>Flow Control</b> <b>set FlowCtrl</b>	<p>Whether a handshake protocol is used for flow control. Request to Send / Clear to Send (RTS/CTS) helps to reduce frame collisions that can be introduced by a hidden terminal problem. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>None</b>—No flow control is used.</li> <li>• <b>RTS-CTS</b>—RTS/CTS is used for flow control.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Baud Rate</b> <b>set BaudRate</b>	<p>What BAUD rate is used for the serial port transmission speed. If you disable Console Redirection, this option is not available. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>9.6k</b>—A 9600 BAUD rate is used.</li> <li>• <b>19.2k</b>—A 19200 BAUD rate is used.</li> <li>• <b>38.4k</b>—A 38400 BAUD rate is used.</li> <li>• <b>57.6k</b>—A 57600 BAUD rate is used.</li> <li>• <b>115.2k</b>—A 115200 BAUD rate is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>

Name	Description
<b>Terminal Type</b> <b>set TerminalType</b>	<p>What type of character formatting is used for console redirection. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>PC-ANSI</b>—The PC-ANSI terminal font is used.</li> <li>• <b>VT100</b>—A supported vt100 video terminal and its character set are used.</li> <li>• <b>VT100-PLUS</b>—A supported vt100-plus video terminal and its character set are used.</li> <li>• <b>VT-UTF8</b>—A video terminal with the UTF-8 character set is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>OS Boot Watchdog Timer Timeout</b> <b>set OSBootWatchdogTimerTimeOut</b>	<p>What timeout value the BIOS uses to configure the watchdog timer. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>5_Minutes</b>—The watchdog timer expires 5 minutes after the OS begins to boot.</li> <li>• <b>10_Minutes</b>—The watchdog timer expires 10 minutes after the OS begins to boot.</li> <li>• <b>15_Minutes</b>—The watchdog timer expires 15 minutes after the OS begins to boot.</li> <li>• <b>20_Minutes</b>—The watchdog timer expires 20 minutes after the OS begins to boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>
<b>OS Boot Watchdog Policy</b> <b>set OSBootWatchdogTimerPolicy</b>	<p>What action the system takes if the watchdog timer expires. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Power_Off</b>—The server is powered off if the watchdog timer expires during OS boot.</li> <li>• <b>Reset</b>—The server is reset if the watchdog timer expires during OS boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>

Name	Description
<b>Legacy OS Redirection</b> <b>set LegacyOSRedir</b>	<p>Whether redirection from a legacy operating system, such as DOS, is enabled on the serial port. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The serial port enabled for console redirection is hidden from the legacy operating system.</li> <li>• <b>Enabled</b>—The serial port enabled for console redirection is visible to the legacy operating system.</li> </ul>
<b>OS Boot Watchdog Timer</b> <b>set OSBootWatchdogTimer</b>	<p>Whether the BIOS programs the watchdog timer with a specified timeout value. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The watchdog timer is not used to track how long the server takes to boot.</li> <li>• <b>Enabled</b>—The watchdog timer tracks how long the server takes to boot. If the server does not boot within the length of time specified by the <b>set OSBootWatchdogTimerTimeout</b> command, the CIMC logs an error and takes the action specified by the <b>set OSBootWatchdogTimerPolicy</b> command.</li> </ul>

## C420 Servers

### Main BIOS Parameters for C420 Servers

Name	Description
<b>TPM Support</b> <b>set TPMAdminCtrl</b>	<p>TPM (Trusted Platform Module) is a microchip designed to provide basic security-related functions primarily involving encryption keys. This option allows you to control the TPM Security Device support for the system. It can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server does not use the TPM.</li> <li>• <b>Enabled</b>—The server uses the TPM.</li> </ul> <p><b>Note</b> We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

## Advanced BIOS Parameters for C420 Servers

### Processor Configuration Parameters

Name	Description
<b>Intel Hyper-Threading Technology</b> set <b>IntelHyperThread</b>	<p>Whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to execute threads in parallel within each processor. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit hyperthreading.</li> <li>• <b>Enabled</b>—The processor allows for the parallel execution of multiple threads.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Number of Enabled Cores</b> set <b>CoreMultiProcessing</b>	<p>Allows you to disable one or more of the physical cores on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>All</b>—Enables all physical cores. This also enables Hyper Threading on the associated logical processor cores.</li> <li>• <b>1</b> through <b><i>n</i></b>—Specifies the number of physical processor cores that can run on the server. Each physical core has an associated logical core.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Execute Disable</b> set <b>ExecuteDisable</b>	<p>Classifies memory areas on the server to specify where application code can execute. As a result of this classification, the processor disables code execution if a malicious worm attempts to insert code in the buffer. This setting helps to prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not classify memory areas.</li> <li>• <b>Enabled</b>—The processor classifies memory areas.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

Name	Description
<b>Intel VT</b> <b>set IntelVT</b>	<p>Whether the processor uses Intel Virtualization Technology (VT), which allows a platform to run multiple operating systems and applications in independent partitions. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit virtualization.</li> <li>• <b>Enabled</b>—The processor allows multiple operating systems in independent partitions.</li> </ul> <p><b>Note</b> If you change this option, you must power cycle the server before the setting takes effect.</p>
<b>Intel VT-d</b> <b>set IntelVTD</b>	<p>Whether the processor uses Intel Virtualization Technology for Directed I/O (VT-d). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not use virtualization technology.</li> <li>• <b>Enabled</b>—The processor uses virtualization technology.</li> </ul>
<b>Intel VT-d Coherency Support</b> <b>set CoherencySupport</b>	<p>Whether the processor supports Intel VT-d Coherency. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support coherency.</li> <li>• <b>Enabled</b>—The processor uses VT-d Coherency as required.</li> </ul>
<b>Intel VT-d ATS Support</b> <b>set ATS</b>	<p>Whether the processor supports Intel VT-d Address Translation Services (ATS). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support ATS.</li> <li>• <b>Enabled</b>—The processor uses VT-d ATS as required.</li> </ul>



Name	Description
<b>CPU Performance</b> <b>set CPUPerformance</b>	<p>Sets the CPU performance profile for the server. The performance profile consists of the following options:</p> <ul style="list-style-type: none"> <li>• DCU Streamer Prefetcher</li> <li>• DCU IP Prefetcher</li> <li>• Hardware Prefetcher</li> <li>• Adjacent Cache-Line Prefetch</li> </ul> <p>This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Enterprise</b>—All options are enabled.</li> <li>• <b>High_Throughput</b>—Only the DCU IP Prefetcher is enabled. The rest of the options are disabled.</li> <li>• <b>HPC</b>—All options are enabled. This setting is also known as high performance computing.</li> <li>• <b>Custom</b>—All performance profile options can be configured from the BIOS setup on the server. In addition, the Hardware Prefetcher and Adjacent Cache-Line Prefetch options can be configured in the fields below.</li> </ul>
<b>Hardware Prefetcher</b> <b>set HardwarePrefetch</b>	<p>Whether the processor allows the Intel hardware prefetcher to fetch streams of data and instruction from memory into the unified second-level cache when necessary. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The hardware prefetcher is not used.</li> <li>• <b>Enabled</b>—The processor uses the hardware prefetcher when cache issues are detected.</li> </ul>
<b>Adjacent Cache Line Prefetcher</b> <b>set AdjacentCacheLinePrefetch</b>	<p>Whether the processor fetches cache lines in even/odd pairs instead of fetching just the required line. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor only fetches the required line.</li> <li>• <b>Enabled</b>—The processor fetches both the required line and its paired line.</li> </ul>

Name	Description
<b>DCU Streamer Prefetch</b> <b>set DcuStreamerPrefetch</b>	<p>Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not try to anticipate cache read requirements and only fetches explicitly requested lines.</li> <li>• <b>Enabled</b>—The DCU prefetcher analyzes the cache read pattern and prefetches the next line in the cache if it determines that it may be needed.</li> </ul>
<b>DCU IP Prefetcher</b> <b>set DcuIpPrefetch</b>	<p>Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not preload any cache data.</li> <li>• <b>Enabled</b>—The DCU IP prefetcher preloads the L1 cache with the data it determines to be the most relevant.</li> </ul>
<b>Direct Cache Access Support</b> <b>set DirectCacheAccess</b>	<p>Allows processors to increase I/O performance by placing data from I/O devices directly into the processor cache. This setting helps to reduce cache misses. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Data from I/O devices is not placed directly into the processor cache.</li> <li>• <b>Enabled</b>—Data from I/O devices is placed directly into the processor cache.</li> </ul>

Name	Description
<b>Power Technology</b> <b>set CPUPowerManagement</b>	<p>Enables you to configure the CPU power management settings for the following options:</p> <ul style="list-style-type: none"> <li>• Enhanced Intel Speedstep Technology</li> <li>• Intel Turbo Boost Technology</li> <li>• Processor Power State C6</li> </ul> <p>Power Technology can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Custom</b>—The server uses the individual settings for the BIOS parameters mentioned above. You must select this option if you want to change any of these BIOS parameters.</li> <li>• <b>Disabled</b>—The server does not perform any CPU power management and any settings for the BIOS parameters mentioned above are ignored.</li> <li>• <b>Energy_Efficient</b>—The server determines the best settings for the BIOS parameters mentioned above and ignores the individual settings for these parameters.</li> </ul>
<b>Enhanced Intel Speedstep Technology</b> <b>set EnhancedIntelSpeedStep</b>	<p>Whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor never dynamically adjusts its voltage or frequency.</li> <li>• <b>Enabled</b>—The processor utilizes Enhanced Intel SpeedStep Technology and enables all supported processor sleep states to further conserve power.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p> <p><b>Note</b>     <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>

Name	Description
<b>Intel Turbo Boost Technology</b> <b>set IntelTurboBoostTech</b>	<p>Whether the processor uses Intel Turbo Boost Technology, which allows the processor to automatically increase its frequency if it is running below power, temperature, or voltage specifications. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not increase its frequency automatically.</li> <li>• <b>Enabled</b>—The processor utilizes Turbo Boost Technology if required.</li> </ul> <p><b>Note</b> <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Processor Power State C6</b> <b>set ProcessorC6Report</b>	<p>Whether the BIOS sends the C6 report to the operating system. When the OS receives the report, it can transition the processor into the lower C6 power state to decrease energy usage while maintaining optimal processor performance. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not send the C6 report.</li> <li>• <b>Enabled</b>—The BIOS sends the C6 report, allowing the OS to transition the processor to the C6 low power state.</li> </ul> <p><b>Note</b> <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Processor Power State C1 Enhanced</b> <b>set ProcessorC1EReport</b>	<p>Whether the CPU transitions to its minimum frequency when entering the C1 state. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The CPU continues to run at its maximum frequency in C1 state.</li> <li>• <b>Enabled</b>—The CPU transitions to its minimum frequency. This option saves the maximum amount of power in C1 state.</li> </ul>
<b>Frequency Floor Override</b> <b>set CpuFreqFloor</b>	<p>Whether the CPU is allowed to drop below the maximum non-turbo frequency when idle. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>— The CPU can drop below the maximum non-turbo frequency when idle. This option decreases power consumption but may reduce system performance.</li> <li>• <b>Enabled</b>— The CPU cannot drop below the maximum non-turbo frequency when idle. This option improves system performance but may increase power consumption.</li> </ul>

Name	Description
<b>P-STATE Coordination</b> <b>set PsdCoordType</b>	<p>Allows you to define how BIOS communicates the P-state support model to the operating system. There are 3 models as defined by the Advanced Configuration and Power Interface (ACPI) specification.</p> <ul style="list-style-type: none"> <li>• <b>HW_ALL</b>—The processor hardware is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a package).</li> <li>• <b>SW_ALL</b>—The OS Power Manager (OSPM) is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a physical package), and must initiate the transition on all of the logical processors.</li> <li>• <b>SW_ANY</b>—The OS Power Manager (OSPM) is responsible for coordinating the P-state among logical processors with dependencies (all logical processors in a package), and may initiate the transition on any of the logical processors in the domain.</li> </ul> <p><b>Note</b>    <b>CPUPowerManagement</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.</p>
<b>Energy Performance</b> <b>set CpuEngPerfBias</b>	<p>Allows you to determine whether system performance or energy efficiency is more important on this server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Balanced_Energy</b></li> <li>• <b>Balanced_Performance</b></li> <li>• <b>Energy_Efficient</b></li> <li>• <b>Performance</b></li> </ul>

**Memory Configuration Parameters**

Name	Description
<b>Select Memory RAS</b> <b>set SelectMemoryRAS</b>	<p>How the memory reliability, availability, and serviceability (RAS) is configured for the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Maximum_Performance</b>—System performance is optimized.</li> <li>• <b>Mirroring</b>—System reliability is optimized by using half the system memory as backup.</li> <li>• <b>Lockstep</b>—If the DIMM pairs in the server have an identical type, size, and organization and are populated across the SMI channels, you can enable lockstep mode to minimize memory access latency and provide better performance. This option offers better system performance than Mirroring and better reliability than Maximum Performance but lower reliability than Mirroring and lower system performance than Maximum Performance.</li> </ul>
<b>DRAM Clock Throttling</b> <b>set DRAMClockThrottling</b>	<p>Allows you to tune the system settings between the memory bandwidth and power consumption. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Balanced</b>—DRAM clock throttling is reduced, providing a balance between performance and power.</li> <li>• <b>Performance</b>—DRAM clock throttling is disabled, providing increased memory bandwidth at the cost of additional power.</li> <li>• <b>Energy_Efficient</b>—DRAM clock throttling is increased to improve energy efficiency.</li> </ul>
<b>NUMA</b> <b>set NUMAOptimize</b>	<p>Whether the BIOS supports NUMA. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not support NUMA.</li> <li>• <b>Enabled</b>—The BIOS includes the ACPI tables that are required for NUMA-aware operating systems. If you enable this option, the system must disable Inter-Socket Memory interleaving on some platforms.</li> </ul>

Name	Description
<b>Low Voltage DDR Mode</b> <b>set LvDDRMode</b>	<p>Whether the system prioritizes low voltage or high frequency memory operations. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Power_Saving_Mode</b>—The system prioritizes low voltage memory operations over high frequency memory operations. This mode may lower memory frequency in order to keep the voltage low.</li> <li>• <b>Performance_Mode</b>—The system prioritizes high frequency operations over low voltage operations.</li> </ul>
<b>DRAM Refresh rate</b> <b>set DramRefreshRate</b>	<p>Allows you to set the rate at which the DRAM cells are refreshed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>1x</b>—DRAM cells are refreshed every 64ms.</li> <li>• <b>2x</b>—DRAM cells are refreshed every 32ms.</li> <li>• <b>3x</b>—DRAM cells are refreshed every 21ms.</li> <li>• <b>4x</b>—DRAM cells are refreshed every 16ms.</li> <li>• <b>Auto</b>—DRAM cells refresh rate is automatically chosen by the BIOS based on the system configuration. This is the recommended setting for this parameter.</li> </ul>
<b>Channel Interleaving</b> <b>set ChannelInterLeave</b>	<p>Whether the CPU divides memory blocks and spreads contiguous portions of data across interleaved channels to enable simultaneous read operations. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines what interleaving is done.</li> <li>• <b>1_Way</b>—Some channel interleaving is used.</li> <li>• <b>2_Way</b></li> <li>• <b>3_Way</b></li> <li>• <b>4_Way</b>—The maximum amount of channel interleaving is used.</li> </ul>

Name	Description
<b>Rank Interleaving</b> <b>set RankInterLeave</b>	<p>Whether the CPU interleaves physical ranks of memory so that one rank can be accessed while another is being refreshed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines what interleaving is done.</li> <li>• <b>1_Way</b>—Some rank interleaving is used.</li> <li>• <b>2_Way</b></li> <li>• <b>4_Way</b></li> <li>• <b>8_Way</b>—The maximum amount of rank interleaving is used.</li> </ul>
<b>Patrol Scrub</b> <b>set PatrolScrub</b>	<p>Whether the system actively searches for, and corrects, single bit memory errors even in unused portions of the memory on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The system checks for memory ECC errors only when the CPU reads or writes a memory address.</li> <li>• <b>Enabled</b>—The system periodically reads and writes memory searching for ECC errors. If any errors are found, the system attempts to fix them. This option may correct single bit errors before they become multi-bit errors, but it may adversely affect performance when the patrol scrub is running.</li> </ul>
<b>Demand Scrub</b> <b>set DemandScrub</b>	<p>Whether the system corrects single bit memory errors encountered when the CPU or I/O makes a demand read. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Single bit memory errors are not corrected.</li> <li>• <b>Enabled</b>—Single bit memory errors are corrected in memory and the corrected data is set in response to the demand read.</li> </ul>



Name	Description
<b>Altitude</b> <b>set Altitude</b>	<p>The approximate number of meters above sea level at which the physical server is installed. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines the physical elevation.</li> <li>• <b>300_M</b>—The server is approximately 300 meters above sea level.</li> <li>• <b>900_M</b>—The server is approximately 900 meters above sea level.</li> <li>• <b>1500_M</b>—The server is approximately 1500 meters above sea level.</li> <li>• <b>3000_M</b>—The server is approximately 3000 meters above sea level.</li> </ul>

#### QPI Configuration Parameters

Name	Description
<b>QPI Link Frequency</b> <b>set QPILinkFrequency</b>	<p>The Intel QuickPath Interconnect (QPI) link frequency, in gigatransfers per second (GT/s). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines the QPI link frequency.</li> <li>• <b>6.4_GT/s</b></li> <li>• <b>7.2_GT/s</b></li> <li>• <b>8.0_GT/s</b></li> </ul>

#### USB Configuration Parameters

Name	Description
<b>Legacy USB Support</b> <b>set LegacyUSBSupport</b>	<p>Whether the system supports legacy USB devices. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—USB devices are only available to EFI applications.</li> <li>• <b>Enabled</b>—Legacy USB support is always available.</li> <li>• <b>Auto</b>—Disables legacy USB support if no USB devices are connected.</li> </ul>

Name	Description
<b>All USB Devices</b> <b>set AllUsbDevices</b>	Whether all physical and virtual USB devices are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—All USB devices are disabled.</li> <li>• <b>Enabled</b>—All USB devices are enabled.</li> </ul>
<b>USB Port: Rear</b> <b>set UsbPortRear</b>	Whether the rear panel USB devices are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the rear panel USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the rear panel USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>
<b>USB Port: Front</b> <b>set UsbPortFront</b>	Whether the front panel USB devices are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the front panel USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the front panel USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>
<b>USB Port: Internal</b> <b>set UsbPortInt</b>	Whether the internal USB devices are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the internal USB ports. Devices connected to these ports are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the internal USB ports. Devices connected to these ports are detected by the BIOS and operating system.</li> </ul>
<b>USB Port: KVM</b> <b>set UsbPortKVM</b>	Whether the KVM ports are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the KVM keyboard and/or mouse devices. Keyboard and/or mouse will not work in the KVM window.</li> <li>• <b>Enabled</b>—Enables the KVM keyboard and/or mouse devices.</li> </ul>
<b>USB Port: VMedia</b> <b>set UsbPortVMedia</b>	Whether the virtual media devices are enabled or disabled. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the vMedia devices.</li> <li>• <b>Enabled</b>—Enables the vMedia devices.</li> </ul>

Name	Description
<b>USB Port: SD Card</b> <b>set UsbPortSdCard</b>	<p>Whether the SD card drives are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Disables the SD card drives. The SD card drives are not detected by the BIOS and operating system.</li> <li>• <b>Enabled</b>—Enables the SD card drives.</li> </ul>

### PCI Configuration Parameters

Name	Description
<b>MMIO Above 4GB</b> <b>set MemoryMappedIOAbove4GB</b>	<p>Whether to enable or disable memory mapped I/O of 64-bit PCI devices to 4GB or greater address space. Legacy option ROMs are not able to access addresses above 4GB. PCI devices that are 64-bit compliant but use a legacy option ROM may not function correctly with this setting enabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server does not map I/O of 64-bit PCI devices to 4GB or greater address space.</li> <li>• <b>Enabled</b>—The server maps I/O of 64-bit PCI devices to 4GB or greater address space.</li> </ul>
<b>ASPM Support</b> <b>set ASPMSupport</b>	<p>Allows you to set the level of ASPM (Active Power State Management) support in the BIOS. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—ASPM support is disabled in the BIOS.</li> <li>• <b>Force L0s</b>—Force all links to L0 standby (L0s) state.</li> <li>• <b>Auto</b>—The CPU determines the power state.</li> </ul>

Name	Description
<b>VGA Priority</b> <b>set VgaPriority</b>	<p>Allows you to set the priority for VGA graphics devices if multiple VGA devices are found in the system. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Onboard</b>—Priority is given to the onboard VGA device. BIOS post screen and OS boot are driven through the onboard VGA port.</li> <li>• <b>Offboard</b>—Priority is given to the PCIE Graphics adapter. BIOS post screen and OS boot are driven through the external graphics adapter port.</li> <li>• <b>Onboard_VGA_Disabled</b>—Priority is given to the PCIE Graphics adapter, and the onboard VGA device is disabled.</li> </ul> <p><b>Note</b> The vKVM does not function when the onboard VGA is disabled.</p>

### Serial Configuration Parameters

Name	Description
<b>Console Redirection</b> <b>set ConsoleRedir</b>	<p>Allows a serial port to be used for console redirection during POST and BIOS booting. After the BIOS has booted and the operating system is responsible for the server, console redirection is irrelevant and has no effect. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—No console redirection occurs during POST.</li> <li>• <b>Enabled</b>—Enables console redirection on serial port A during POST.</li> </ul>
<b>Terminal Type</b> <b>set TerminalType</b>	<p>What type of character formatting is used for console redirection. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>PC-ANSI</b>—The PC-ANSI terminal font is used.</li> <li>• <b>VT100</b>—A supported vt100 video terminal and its character set are used.</li> <li>• <b>VT100+</b>—A supported vt100-plus video terminal and its character set are used.</li> <li>• <b>VT-UTF8</b>—A video terminal with the UTF-8 character set is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>

Name	Description
<b>Bits per second</b> <b>set BaudRate</b>	<p>What BAUD rate is used for the serial port transmission speed. If you disable Console Redirection, this option is not available. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>9600</b>—A 9,600 BAUD rate is used.</li> <li>• <b>19200</b>—A 19,200 BAUD rate is used.</li> <li>• <b>38400</b>—A 38,400 BAUD rate is used.</li> <li>• <b>57600</b>—A 57,600 BAUD rate is used.</li> <li>• <b>115200</b>—A 115,200 BAUD rate is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Flow Control</b> <b>set FlowCtrl</b>	<p>Whether a handshake protocol is used for flow control. Request to Send / Clear to Send (RTS/CTS) helps to reduce frame collisions that can be introduced by a hidden terminal problem. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>None</b>—No flow control is used.</li> <li>• <b>Hardware_RTS/CTS</b>—RTS/CTS is used for flow control.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Putty KeyPad</b> <b>set PuttyFunctionKeyPad</b>	<p>Allows you to change the action of the PuTTY function keys and the top row of the numeric keypad. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>VT100</b>—The function keys generate ESC OP through ESC O[.</li> <li>• <b>LINUX</b>—Mimics the Linux virtual console. Function keys F6 to F12 behave like the default mode, but F1 to F5 generate ESC [[A through ESC [[E.</li> <li>• <b>XTERMR6</b>—Function keys F5 to F12 behave like the default mode. Function keys F1 to F4 generate ESC OP through ESC OS, which are the sequences produced by the top row of the keypad on Digital terminals.</li> <li>• <b>SCO</b>—The function keys F1 to F12 generate ESC [M through ESC [X. The function and shift keys generate ESC [Y through ESC [j. The control and function keys generate ESC [k through ESC [v. The shift, control and function keys generate ESC [w through ESC [{.</li> <li>• <b>ESCN</b>—The default mode. The function keys match the general behavior of Digital terminals. The function keys generate sequences such as ESC [11~ and ESC [12~.</li> <li>• <b>VT400</b>—The function keys behave like the default mode. The top row of the numeric keypad generates ESC OP through ESC OS.</li> </ul>

Name	Description
<b>Redirection After BIOS POST</b> set <code>RedirectionAfterPOST</code>	<p>Whether BIOS console redirection should be active after BIOS POST is complete and control given to the OS bootloader. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Always_Enable</b>—BIOS Legacy console redirection is active during the OS boot and run time.</li> <li>• <b>Bootloader</b>—BIOS Legacy console redirection is disabled before giving control to the OS boot loader.</li> </ul>

### LOM and PCIe Slots Configuration Parameters

Name	Description
<b>All Onboard LOM Ports</b> set <code>AllLomPortControl</code>	<p>Whether all LOM ports are enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—All LOM ports are disabled.</li> <li>• <b>Enabled</b>—All LOM ports are enabled.</li> </ul>
<b>LOM Port <i>n</i> OptionROM</b> set <code>LomOpromControlPort<i>n</i></code>	<p>Whether Option ROM is available on the LOM port designated by <i>n</i>. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Option ROM is not available on LOM port <i>n</i>.</li> <li>• <b>Enabled</b>—Option ROM is available on LOM port <i>n</i>.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>All PCIe Slots OptionROM</b> set <code>PcieOptionROMs</code>	<p>Whether the server can use the PCIe Option ROM expansion slots. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—PCIe Option ROMs are not available.</li> <li>• <b>Enabled</b>—PCIe Option ROMs are available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>

Name	Description
<b>PCIe Slot:<i>n</i> OptionROM</b> set <code>PcieSlot<i>n</i>OptionROM</code>	Whether PCIe expansion slot <i>n</i> is available to the server. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>PCIe Slot:<i>n</i> Link Speed</b> <b>PCIe Slot:<i>n</i>LinkSpeed</b>	This option allows you to restrict the maximum speed of an adapter card installed in PCIe slot <i>n</i> . This can be one of the following: <ul style="list-style-type: none"> <li>• <b>GEN1</b>—2.5GT/s (gigatransfers per second) is the maximum speed allowed.</li> <li>• <b>GEN2</b>—5GT/s is the maximum speed allowed.</li> <li>• <b>GEN3</b>—8GT/s is the maximum speed allowed.</li> <li>• <b>Disabled</b>—The maximum speed is not restricted.</li> </ul> <p>For example, if you have a 3<sup>rd</sup> generation adapter card in PCIe slot 2 that you want to run at a maximum of 5GT/s instead of the 8GT/s that card supports, set the PCIe Slot 2 Link Speed to <b>GEN2</b>. The system then ignores the card's supported maximum speed of 8GT/s and forces it to run at a maximum of 5 GT/s.</p>

## Server Management BIOS Parameters for C420 Servers

Name	Description
<b>FRB-2 Timer</b> set <code>FRB-2</code>	Whether the FRB2 timer is used by CIMC to recover the system if it hangs during POST. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The FRB2 timer is not used.</li> <li>• <b>Enabled</b>—The FRB2 timer is started during POST and used to recover the system if necessary.</li> </ul>

Name	Description
<b>OS Watchdog Timer</b> <b>set OSBootWatchdogTimer</b>	<p>Whether the BIOS programs the watchdog timer with a specified timeout value. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The watchdog timer is not used to track how long the server takes to boot.</li> <li>• <b>Enabled</b>—The watchdog timer tracks how long the server takes to boot. If the server does not boot within the length of time specified by the <b>set OSBootWatchdogTimerTimeout</b> command, the CIMC logs an error and takes the action specified by the <b>set OSBootWatchdogTimerPolicy</b> command.</li> </ul>
<b>OS Watchdog Timer Timeout</b> <b>set OSBootWatchdogTimerTimeOut</b>	<p>What timeout value the BIOS uses to configure the watchdog timer. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>5_Minutes</b>—The watchdog timer expires 5 minutes after the OS begins to boot.</li> <li>• <b>10_Minutes</b>—The watchdog timer expires 10 minutes after the OS begins to boot.</li> <li>• <b>15_Minutes</b>—The watchdog timer expires 15 minutes after the OS begins to boot.</li> <li>• <b>20_Minutes</b>—The watchdog timer expires 20 minutes after the OS begins to boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>
<b>OS Watchdog Timer Policy</b> <b>set OSBootWatchdogTimerPolicy</b>	<p>What action the system takes if the watchdog timer expires. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Do_Nothing</b>—The server takes no action if the watchdog timer expires during OS boot.</li> <li>• <b>Power_Down</b>—The server is powered off if the watchdog timer expires during OS boot.</li> <li>• <b>Reset</b>—The server is reset if the watchdog timer expires during OS boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>



Name	Description
<b>Boot Order Rules</b> <b>set ManagedBootRule</b>	<p>How the server changes the boot order list defined through the CIMC GUI or CLI when there are no devices of a particular device type available or when the user defines a different boot order using the server's BIOS Setup Utility.</p> <p>The supported device types are:</p> <ul style="list-style-type: none"> <li>• <b>HDD</b>—Hard disk drive</li> <li>• <b>FDD</b>—Floppy disk drive</li> <li>• <b>CDROM</b>—Bootable CD-ROM or DVD</li> <li>• <b>PXE</b>—PXE boot</li> <li>• <b>EFI</b>—Extensible Firmware Interface</li> </ul> <p>The Boot Order Rules option can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Strict</b>—When no devices of a particular type are available, the system creates a placeholder for that device type in the boot order list. When a device of that type becomes available, it is added to the boot order in the previously defined position.</li> </ul> <p>If the user defines a boot order through the server's BIOS Setup Utility, that boot order is given priority over the boot order configured through the CIMC GUI or CLI. All device types defined through CIMC that are not present in the boot order defined through the BIOS Setup Utility are removed from the boot order list.</p> <ul style="list-style-type: none"> <li>• <b>Loose</b>—When no devices of a particular type are available, the system removes that device type from the boot order. When a device of that type becomes available, the system adds it to the end of the boot order list.</li> </ul> <p>If the boot order is configured through the server's BIOS Setup Utility, that boot order is given priority over the boot order configured through the CIMC GUI or CLI. All device types defined through CIMC that are not present in the boot order defined through the BIOS Setup Utility are moved to the end of the boot order list.</p>

# C460 Servers

## Main BIOS Parameters for C460 Servers

Name	Description
<b>POST Error Pause</b> set <b>POSTErrorPause</b>	<p>What happens when the server encounters a critical error during POST. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Enabled</b>—The BIOS pauses the attempt to boot the server and opens the Error Manager when a critical error occurs during POST.</li> <li>• <b>Disabled</b>—The BIOS continues to attempt to boot the server.</li> </ul>
<b>Boot Option Retry</b> set <b>BootOptionRetry</b>	<p>Whether the BIOS retries NON-EFI based boot options without waiting for user input. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Enabled</b>—Continually retries NON-EFI based boot options without waiting for user input.</li> <li>• <b>Disabled</b>—Waits for user input before retrying NON-EFI based boot options.</li> </ul>

## Advanced BIOS Parameters for C460 Servers

### Processor Configuration Parameters

Name	Description
<b>Intel Turbo Boost Technology</b> set <b>IntelTurboBoostTech</b>	<p>Whether the processor uses Intel Turbo Boost Technology, which allows the processor to automatically increase its frequency if it is running below power, temperature, or voltage specifications. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not increase its frequency automatically.</li> <li>• <b>Enabled</b>—The processor utilizes Turbo Boost Technology if required.</li> </ul>

Name	Description
<b>Enhanced Intel Speedstep Technology</b> <b>set EnhancedIntelSpeedStep</b>	<p>Whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor never dynamically adjusts its voltage or frequency.</li> <li>• <b>Enabled</b>—The processor utilizes Enhanced Intel SpeedStep Technology and enables all supported processor sleep states to further conserve power.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Intel Hyper-Threading Technology</b> <b>set IntelHyperThread</b>	<p>Whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to execute threads in parallel within each processor. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit hyperthreading.</li> <li>• <b>Enabled</b>—The processor allows for the parallel execution of multiple threads.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Number of Enabled Cores</b> <b>set CoreMultiProcessing</b>	<p>Allows you to disable one or more of the physical cores on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>All</b>—Enables all physical cores. This also enables Hyper Threading on the associated logical processor cores.</li> <li>• <b>1 through <i>n</i></b>—Specifies the number of physical processor cores that can run on the server. Each physical core has an associated logical core.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>

Name	Description
<b>Execute Disable</b> <b>set ExecuteDisable</b>	<p>Classifies memory areas on the server to specify where application code can execute. As a result of this classification, the processor disables code execution if a malicious worm attempts to insert code in the buffer. This setting helps to prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not classify memory areas.</li> <li>• <b>Enabled</b>—The processor classifies memory areas.</li> </ul> <p>We recommend that you contact your operating system vendor to make sure the operating system supports this feature.</p>
<b>Intel Virtualization Technology</b> <b>set IntelVT</b>	<p>Whether the processor uses Intel Virtualization Technology (VT), which allows a platform to run multiple operating systems and applications in independent partitions. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not permit virtualization.</li> <li>• <b>Enabled</b>—The processor allows multiple operating systems in independent partitions.</li> </ul> <p><b>Note</b> If you change this option, you must power cycle the server before the setting takes effect.</p>
<b>Intel VT for Directed IO</b> <b>set IntelVTD</b>	<p>Whether the processor uses Intel Virtualization Technology for Directed I/O (VT-d). This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not use virtualization technology.</li> <li>• <b>Enabled</b>—The processor uses virtualization technology.</li> </ul>
<b>Intel VT-d Interrupt Remapping</b> <b>set InterruptRemap</b>	<p>Whether the processor supports Intel VT-d Interrupt Remapping. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support remapping.</li> <li>• <b>Enabled</b>—The processor uses VT-d Interrupt Remapping as required.</li> </ul>
<b>Intel VT-d Coherency Support</b> <b>set CoherencySupport</b>	<p>Whether the processor supports Intel VT-d Coherency. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support coherency.</li> <li>• <b>Enabled</b>—The processor uses VT-d Coherency as required.</li> </ul>

Name	Description
<b>Intel VT-d Address Translation Services</b> set <b>ATS</b>	Whether the processor supports Intel VT-d Address Translation Services (ATS). This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support ATS.</li> <li>• <b>Enabled</b>—The processor uses VT-d ATS as required.</li> </ul>
<b>Intel VT-d PassThrough DMA</b> set <b>PassThroughDMA</b>	Whether the processor supports Intel VT-d Pass-through DMA. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The processor does not support pass-through DMA.</li> <li>• <b>Enabled</b>—The processor uses VT-d Pass-through DMA as required.</li> </ul>
<b>Direct Cache Access</b> set <b>DirectCacheAccess</b>	Allows processors to increase I/O performance by placing data from I/O devices directly into the processor cache. This setting helps to reduce cache misses. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Data from I/O devices is not placed directly into the processor cache.</li> <li>• <b>Enabled</b>—Data from I/O devices is placed directly into the processor cache.</li> </ul>
<b>Processor C3 Report</b> set <b>ProcessorC3Report</b>	Whether the BIOS sends the C3 report to the operating system. When the OS receives the report, it can transition the processor into the lower C3 power state to decrease energy usage while maintaining optimal processor performance. This can be one of the following: <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not send the C3 report.</li> <li>• <b>ACPI_C2</b>—The BIOS sends the C3 report using the ACPI C2 format, allowing the OS to transition the processor to the C3 low power state.</li> <li>• <b>ACPI_C3</b>—The BIOS sends the C3 report using the ACPI C3 format, allowing the OS to transition the processor to the C3 low power state.</li> </ul>

Name	Description
<b>Processor C6 Report</b> <b>set ProcessorC6Report</b>	<p>Whether the BIOS sends the C6 report to the operating system. When the OS receives the report, it can transition the processor into the lower C6 power state to decrease energy usage while maintaining optimal processor performance. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not send the C6 report.</li> <li>• <b>Enabled</b>—The BIOS sends the C6 report, allowing the OS to transition the processor to the C6 low power state.</li> </ul>
<b>Package C State Limit</b> <b>set PackageCStateLimit</b>	<p>The amount of power available to the server components when they are idle. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>C0_state</b>—The server provides all server components with full power at all times. This option maintains the highest level of performance and requires the greatest amount of power.</li> <li>• <b>C1_state</b>—When the CPU is idle, the system slightly reduces the power consumption. This option requires less power than C0 and allows the server to return quickly to high performance mode.</li> <li>• <b>C3_state</b>—When the CPU is idle, the system reduces the power consumption further than with the C1 option. This requires less power than C1 or C0, but it takes the server slightly longer to return to high performance mode.</li> <li>• <b>C6_state</b>—When the CPU is idle, the system reduces the power consumption further than with the C3 option. This option saves more power than C0, C1, or C3, but there may be performance issues until the server returns to full power.</li> <li>• <b>C7_state</b>—When the CPU is idle, the server makes a minimal amount of power available to the components. This option saves the maximum amount of power but it also requires the longest time for the server to return to high performance mode.</li> <li>• <b>No_Limit</b>—The server may enter any available C state.</li> </ul> <p><b>Note</b> This option is used only if <b>CPU C State</b> is enabled.</p>

Name	Description
<b>CPU C State</b> <b>set ProcessorCcxEnable</b>	<p>Whether the system can enter a power savings mode during idle periods. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The system remains in high performance state even when idle.</li> <li>• <b>Enabled</b>—The system can reduce power to system components such as the DIMMs and CPUs. The amount of power reduction is specified by the <b>set PackageCStateLimit</b> command.</li> </ul>
<b>C1E</b> <b>set ProcessorC1eEnable</b>	<p>Whether the CPU transitions to its minimum frequency when entering the C1 state. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The CPU continues to run at its maximum frequency in C1 state.</li> <li>• <b>Enabled</b>—The CPU transitions to its minimum frequency. This option saves the maximum amount of power in C1 state.</li> </ul> <p><b>Note</b> This option is used only if <b>ProcessorCcxEnable</b> is enabled.</p>

### Memory Configuration Parameters

Name	Description
<b>Select Memory RAS</b> <b>set SelectMemoryRAS</b>	<p>How the memory reliability, availability, and serviceability (RAS) is configured for the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Maximum_Performance</b>—System performance is optimized.</li> <li>• <b>Mirroring</b>—System reliability is optimized by using half the system memory as backup.</li> <li>• <b>Sparing</b>—The system reserves some memory for use in the event a DIMM fails. If that happens, the server takes the DIMM offline and replaces it with the reserved memory. This option provides less redundancy than mirroring, but it leaves more of the memory available for programs running on the server.</li> </ul>

Name	Description
<b>NUMA Optimized</b> set NUMAOptimize	<p>Whether the BIOS supports NUMA. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not support NUMA.</li> <li>• <b>Enabled</b>—The BIOS includes the ACPI tables that are required for NUMA-aware operating systems. If you enable this option, the system must disable Inter-Socket Memory interleaving on some platforms.</li> </ul>
<b>Sparing Mode</b> set SparingMode	<p>The sparing mode used by the CIMC. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Rank_Sparing</b>—The spared memory is allocated at the rank level.</li> <li>• <b>DIMM Sparing</b>—The spared memory is allocated at the DIMM level.</li> </ul> <p><b>Note</b> This option is used only if set <b>SelectMemoryRAS</b> is set to <b>Sparing</b>.</p>
<b>Mirroring Mode</b> set MirroringMode	<p>Mirroring is supported across Integrated Memory Controllers (IMCs) where one memory riser is mirrored with another. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Intersocket</b>—Each IMC is mirrored across two sockets.</li> <li>• <b>Intrasocket</b>—One IMC is mirrored with another IMC in the same socket.</li> </ul> <p><b>Note</b> This option is used only if <b>SelectMemoryRAS</b> is set to <b>Mirroring</b>.</p>
<b>Patrol Scrub</b> set PatrolScrub	<p>Whether the system actively searches for, and corrects, single bit memory errors even in unused portions of the memory on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The system checks for memory ECC errors only when the CPU reads or writes a memory address.</li> <li>• <b>Enabled</b>—The system periodically reads and writes memory searching for ECC errors. If any errors are found, the system attempts to fix them. This option may correct single bit errors before they become multi-bit errors, but it may adversely affect performance when the patrol scrub is running.</li> </ul>



Name	Description
<b>Patrol Scrub Interval</b> set PatrolScrubDuration	<p>Controls the time interval between each patrol scrub memory access. A lower interval scrubs the memory more often but requires more memory bandwidth.</p> <p>Select a value between 5 and 23. The default value is 8.</p> <p><b>Note</b> This option is used only if <b>Patrol Scrub</b> is enabled.</p>
<b>CKE Low Policy</b> set CkeLowPolicy	<p>Controls the DIMM power savings mode policy. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—DIMMs do not enter power saving mode.</li> <li>• <b>Slow</b>—DIMMs can enter power saving mode, but the requirements are higher. Therefore, DIMMs enter power saving mode less frequently.</li> <li>• <b>Fast</b>—DIMMs enter power saving mode as often as possible.</li> <li>• <b>Auto</b>—The BIOS controls when a DIMM enters power saving mode based on the DIMM configuration.</li> </ul>

#### Serial Port Configuration Parameters

Name	Description
<b>Serial A Enable</b> set Serial-PortA	<p>Whether serial port A is enabled or disabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The serial port is disabled.</li> <li>• <b>Enabled</b>—The serial port is enabled.</li> </ul>

#### USB Configuration Parameters

Name	Description
<b>Make Device Non-Bootable</b> set MakeUSBDeviceNonBootable	<p>Whether the server can boot from a USB device. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server can boot from a USB device.</li> <li>• <b>Enabled</b>—The server cannot boot from a USB device.</li> </ul>

## PCI Configuration Parameters

Name	Description
<b>Memory Mapped I/O Above 4GB</b> set <b>MemoryMappedIOAbove4GB</b>	<p>Whether to enable or disable memory mapped I/O of 64-bit PCI devices to 4GB or greater address space. Legacy option ROMs are not able to access addresses above 4GB. PCI devices that are 64-bit compliant but use a legacy option ROM may not function correctly with this setting enabled. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The server does not map I/O of 64-bit PCI devices to 4GB or greater address space.</li> <li>• <b>Enabled</b>—The server maps I/O of 64-bit PCI devices to 4GB or greater address space.</li> </ul>
<b>Onboard NIC <i>n</i> ROM</b> set <b>NIC-<i>n</i>-ROM</b>	<p>Whether the system loads the embedded PXE option ROM for the onboard NIC designated by <i>n</i>. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—PXE option ROM is not available for NIC <i>n</i>.</li> <li>• <b>Enabled</b>—PXE option ROM is available for NIC <i>n</i>.</li> </ul>
<b>PCIe OptionROMs</b> set <b>PciOptRomsDisable</b>	<p>Whether the server can use the PCIe Option ROM expansion slots. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—PCIe Option ROMs are not available.</li> <li>• <b>Enabled</b>—PCIe Option ROMs are available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>
<b>PCIe Slot <i>n</i> ROM</b> set <b>Slot-<i>n</i>-ROM</b>	<p>Whether PCIe expansion slot <i>n</i> is available to the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The expansion slot <i>n</i> is not available.</li> <li>• <b>Enabled</b>—The expansion slot <i>n</i> is available.</li> <li>• <b>UEFI_Only</b>—The expansion slot <i>n</i> is available for UEFI only.</li> <li>• <b>Legacy_Only</b>—The expansion slot <i>n</i> is available for legacy only.</li> </ul>

Name	Description
<b>Onboard Gbit LOM</b> <b>set OnboardNic1</b>	<p>Whether Gbit LOM is enabled or disabled on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—Gbit LOM is not available.</li> <li>• <b>Enabled</b>—10Git LOM is available.</li> </ul>
<b>Onboard 10Gbit LOM</b> <b>set OnboardNic2</b>	<p>Whether 10Gbit LOM is enabled or disabled on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—10GBit LOM is not available.</li> <li>• <b>Enabled</b>—10GBit LOM is available.</li> </ul>
<b>SrIov</b> <b>set SrIov</b>	<p>Whether SR-IOV (Single Root I/O Virtualization) is enabled or disabled on the server. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—SR-IOV is disabled.</li> <li>• <b>Enabled</b>—SR-IOV is enabled.</li> </ul>
<b>IOH Resource Allocation</b> <b>set IOHResource</b>	<p>Enables you to distribute 64KB of 16-bit IO resources between IOH0 and IOH1 as per system requirement. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>IOH0 24k IOH1 40k</b>— Allocates 24KB of 16-bit IO resources to IOH0 and 40KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 32k IOH1 32k</b>— Allocates 32KB of 16-bit IO resources to IOH0 and 32KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 40k IOH1 24k</b>— Allocates 40KB of 16-bit IO resources to IOH0 and 24KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 48k IOH1 16k</b>— Allocates 48KB of 16-bit IO resources to IOH0 and 16KB of 16-bit IO resources to IOH1.</li> <li>• <b>IOH0 56k IOH1 8k</b>— Allocates 56KB of 16-bit IO resources to IOH0 and 8KB of 16-bit IO resources to IOH1.</li> </ul>

## Server Management BIOS Parameters for C460 Servers

Name	Description
<b>Assert NMI on SERR</b> <b>set AssertNMIONSERR</b>	<p>Whether the BIOS generates a non-maskable interrupt (NMI) and logs an error when a system error (SERR) occurs. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not generate an NMI or log an error when a SERR occurs.</li> <li>• <b>Enabled</b>—The BIOS generates an NMI and logs an error when a SERR occurs. You must enable this setting if you want to enable <b>Assert_NMI_on_PERR</b>.</li> </ul>
<b>Assert NMI on PERR</b> <b>set AssertNMIONPERR</b>	<p>Whether the BIOS generates a non-maskable interrupt (NMI) and logs an error when a processor bus parity error (PERR) occurs. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The BIOS does not generate an NMI or log an error when a PERR occurs.</li> <li>• <b>Enabled</b>—The BIOS generates an NMI and logs an error when a PERR occurs. You must enable <b>Assert_NMI_on_SERR</b> to use this setting.</li> </ul>
<b>Console Redirection</b> <b>set ConsoleRedir</b>	<p>Allows a serial port to be used for console redirection during POST and BIOS booting. After the BIOS has booted and the operating system is responsible for the server, console redirection is irrelevant and has no effect. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—No console redirection occurs during POST.</li> <li>• <b>Serial_Port_A</b>—Enables console redirection on serial port A during POST.</li> </ul> <p><b>Note</b> If you enable this option, you also disable the display of the Quiet Boot logo screen during POST.</p>
<b>Flow Control</b> <b>set FlowCtrl</b>	<p>Whether a handshake protocol is used for flow control. Request to Send / Clear to Send (RTS/CTS) helps to reduce frame collisions that can be introduced by a hidden terminal problem. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>None</b>—No flow control is used.</li> <li>• <b>RTS-CTS</b>—RTS/CTS is used for flow control.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>

Name	Description
<b>Baud Rate</b> <b>set BaudRate</b>	<p>What BAUD rate is used for the serial port transmission speed. If you disable Console Redirection, this option is not available. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>9.6k</b>—A 9600 BAUD rate is used.</li> <li>• <b>19.2k</b>—A 19200 BAUD rate is used.</li> <li>• <b>38.4k</b>—A 38400 BAUD rate is used.</li> <li>• <b>57.6k</b>—A 57600 BAUD rate is used.</li> <li>• <b>115.2k</b>—A 115200 BAUD rate is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>Terminal Type</b> <b>set TerminalType</b>	<p>What type of character formatting is used for console redirection. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>PC-ANSI</b>—The PC-ANSI terminal font is used.</li> <li>• <b>VT100</b>—A supported vt100 video terminal and its character set are used.</li> <li>• <b>VT100-PLUS</b>—A supported vt100-plus video terminal and its character set are used.</li> <li>• <b>VT-UTF8</b>—A video terminal with the UTF-8 character set is used.</li> </ul> <p><b>Note</b> This setting must match the setting on the remote terminal application.</p>
<b>OS Boot Watchdog Timer Timeout</b> <b>set OSBootWatchdogTimerTimeOut</b>	<p>What timeout value the BIOS uses to configure the watchdog timer. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>5_Minutes</b>—The watchdog timer expires 5 minutes after the OS begins to boot.</li> <li>• <b>10_Minutes</b>—The watchdog timer expires 10 minutes after the OS begins to boot.</li> <li>• <b>15_Minutes</b>—The watchdog timer expires 15 minutes after the OS begins to boot.</li> <li>• <b>20_Minutes</b>—The watchdog timer expires 20 minutes after the OS begins to boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>

Name	Description
<b>OS Boot Watchdog Policy</b> <b>set OSBootWatchdogTimerPolicy</b>	<p>What action the system takes if the watchdog timer expires. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Power_Off</b>—The server is powered off if the watchdog timer expires during OS boot.</li> <li>• <b>Reset</b>—The server is reset if the watchdog timer expires during OS boot.</li> </ul> <p><b>Note</b> This option is only applicable if you enable the OS Boot Watchdog Timer.</p>
<b>Legacy OS Redirection</b> <b>set LegacyOSRedir</b>	<p>Whether redirection from a legacy operating system, such as DOS, is enabled on the serial port. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The serial port enabled for console redirection is hidden from the legacy operating system.</li> <li>• <b>Enabled</b>—The serial port enabled for console redirection is visible to the legacy operating system.</li> </ul>
<b>OS Boot Watchdog Timer</b> <b>set OSBootWatchdogTimer</b>	<p>Whether the BIOS programs the watchdog timer with a specified timeout value. This can be one of the following:</p> <ul style="list-style-type: none"> <li>• <b>Disabled</b>—The watchdog timer is not used to track how long the server takes to boot.</li> <li>• <b>Enabled</b>—The watchdog timer tracks how long the server takes to boot. If the server does not boot within the length of time specified by the <b>set OSBootWatchdogTimerTimeout</b> command, the CIMC logs an error and takes the action specified by the <b>set OSBootWatchdogTimerPolicy</b> command.</li> </ul>