



# Processor

- [Processor, on page 1](#)

## Processor

The following table lists the Processor BIOS settings that you can configure through a BIOS policy or the default BIOS settings:

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>PRMRR Size</b>	Processor Reserved Memory Range Registers (PRMRR) is the size of the protected region in the systems DRAM.	4.3(2)	X210c M7, X410c M7, C220M7, C240M7, C220M6, C240M6, C220 M7, C240 M7, X210c M7, X410c M7	Invalid Config, 128M, <b>256M</b> , 512M, 1G, 2G, 4G, 8G, 16G, 32G, 64G, 128G, 256G, 512G	
<b>Adjacent Cache Line Prefetcher</b>	Whether the processor fetches cache lines in even/odd pairs instead of fetching just the required line.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, B200 M6, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , <b>Enabled</b> <ul style="list-style-type: none"> <li>• <del>Disabled</del>—This option is Disabled.</li> <li>• <del>Enabled</del>—This options is enabled.</li> </ul>	<b>CPU Performance</b> must be set to <b>Custom</b> in order to specify this value. For any value other than <b>Custom</b> , this option is overridden by the setting in the selected CPU performance profile.

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Altitude</b>	The approximate number of meters above sea level at which the physical server is installed.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , 300, 900, 1500, 3000 <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines the physical elevation.</li> <li>• <math>.n M</math>, where <math>n</math> is 300, 900, 1500, 3000—The server is approximately <math>n</math> meters above sea level.</li> </ul>	
<b>Autonomous Core C State</b>	Enables CPU Autonomous C-State, which converts the HALT instructions to the MWAIT instructions.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	
<b>CPU Autonomous C State</b>	This enables or disables CPU Autonomous state.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Disabled</b> , Enabled	
<b>Boot Performance Mode</b>	Allows the user to select the BIOS performance state that is set before the operating system handoff.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Burst and Postponed Refresh</b>	Allows the memory controller to defer the refresh cycles when the memory is active and accomplishes the refresh within a specified window. The deferred refresh cycles may run in a burst of several refresh cycles.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	C225 M6, C245 M6	<b>Disabled</b> , Enabled	It is recommended to leave this setting in the default state of <b>Disabled</b> to mitigate Rowhammer-style attacks.
<b>APBDIS</b>	Allows you to select the Algorithm Performance Boost (APB) Disable value for the SMU.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	C225 M6, C245 M6	<b>Auto</b> , 0, 1 <ul style="list-style-type: none"> <li>• <b>Auto</b>—Sets an auto ApbDis for the SMU. This is the default option.</li> <li>• <b>0</b>—Clear ApbDis to SMU</li> <li>• <b>1</b>—Set ApbDis to SMU</li> </ul>	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Downcore Control</b>	Provides the ability to remove one or more cores from operation is supported in the silicon. It may be desirable to reduce the number of cores due to OS restrictions, or power reduction requirements of the system. This item allows the control on the number of cores that are running. This setting can only reduce the number of cores from only those available in the processor.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<p><b>Auto</b>, Two (2+0), Two (1+1), Three (3+0), Six (3+3), Four (2+2), Four (2+0)</p> <ul style="list-style-type: none"> <li>• <b>Auto</b>—The CPU determines how many cores need to be enabled. This is the default option.</li> <li>• <b>Two</b> <del>(2+0)</del>—Two cores enabled on one CPU complex.</li> <li>• <b>Three</b> <del>(3+0)</del>—Three cores enabled on one CPU complex.</li> <li>• <b>Four</b> <del>(4+0)</del>—Four cores enabled on one CPU complex.</li> <li>• <b>Six</b> <del>(3+3)</del>—Six cores enabled on one CPU complex.</li> </ul>	This token is applicable only for the servers with 7xx2 and 7xx3 Model processors.

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Streaming Stores Control</b>	Enables the streaming stores functionality.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , Disabled, Enabled	
<b>Fixed SOC P-State</b>	This option defines the target P-state when APBDIS (to disable Algorithm Performance Boost (APB)) is set. The <b>P-x</b> specify a valid P-state for the processor installed.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , P0, P1, P2, P3 <ul style="list-style-type: none"> <li>• <b>Auto</b>—Sets a valid P-state suitable for the processor. This is the default option.</li> <li>• <b>P0 to P3</b>—Fixed SOC P-state to low streaming SOC P-state.</li> </ul>	
<b>DF C-States</b>	When long duration idleness is expected in a system, this control allows the system to transition into a DF Cstate which can set the system into an even lower power state.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , Disabled, Enabled	
<b>CCD Control</b>	Allows you to specify the number of charge-coupled device CCDs that are desired to be enable in the system.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	C225 M6, C245 M6	<b>Auto</b> , Disabled, Enabled	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>CPU Downcore control</b>	Provides the ability to remove one or more cores from operation is supported in the silicon. It may be desirable to reduce the number of cores due to OS restrictions, or power reduction requirements of the system. This item allows the control on the number of cores that are running. This setting can only reduce the number of cores from only those available in the processor.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , Disabled, Enabled	
<b>CPU SMT Mode</b>	Simultaneous multithreading (SMT) is a processor technology that allows multiple instruction streams (threads) to run concurrently on the same physical processor, improving overall throughput.	4.2(1)	C225 M6, C245 M6	Disabled, <b>Enabled</b>	
<b>ACPI SRAT L3 Cache As NUMA Domain</b>	Creates a layer of virtual domains on top of the physical domains in which each CCX is declared to be in its on domain.	4.2(1)	C225 M6, C245 M6	<b>Auto</b> , Disabled, Enabled	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Channel Interleaving</b>	Whether the CPU divides memory blocks and spreads contiguous portions of data across interleaved channels to enable simultaneous read operations.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , 1-way to 4-way	
<b>Cisco xGMI Max Speed</b>	This option enables 18 Gbps XGMI link speed.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	C225 M6, C245 M6	<b>Disabled</b> , Enabled	
<b>Closed Loop Thermal Throttling</b>	To configure Closed Loop Thermal Throttling	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6	<b>Disabled</b> , Enabled	
<b>Processor CMCI</b>	Enables CMCI generation.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	
<b>Config TDP</b>	To configure TDP.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Disabled</b> , Enabled	
<b>Configurable TDP Level</b>	Allows you to set customized value for Thermal Design Power (TDP).	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Normal</b> , Level 1, Level 2	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Core Multi Processing</b>	Sets the state of logical processor cores per CPU in a package. If you choose All as the value, Intel Hyper Threading technology is also enabled.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1), 5.0(1), 5.0(2)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, B200 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>All</b> , 1 through 64 <ul style="list-style-type: none"> <li>All— Enables multiprocessing on all logical processor cores.</li> <li>1 through 64— Specifies the number of logical processor cores per CPU that can run on the server. To disable multiprocessing and have only one logical processor core per CPU running on the server, choose 1</li> </ul>	We recommend that you contact your operating system vendor to make sure your operating system supports this feature.
<b>Energy Performance</b>	Allows you to determine whether system performance or energy efficiency is more important on this server.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Performance</b> , Balanced Performance, Balanced Energy, Energy Efficient	<b>Power Technology</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.
<b>Frequency Floor Override</b>	Whether the CPU is allowed to drop below the maximum non-turbo frequency when idle.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6	<b>Disabled</b> , Enabled	



Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>CPU Performance</b>	CPU performance by adjusting server settings automatically.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, B200 M6, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	
<b>Power Technology</b>	Enables you to configure the CPU power management settings for Enhanced Intel Speedstep Technology, Intel Turbo Boost Technology and Processor Power State C6.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, B200 M6, C220 M6, C240 M6	<b>Disabled</b> , Energy efficient, Custom, Performance	
<b>Demand Scrub</b>	Whether the system corrects single bit memory errors encountered when the CPU or I/O makes a demand read.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6	<b>Disabled</b> , Enabled	
<b>Direct Cache Access Support</b>	Allows processors to increase I/O performance by placing data from I/O devices directly into the processor cache. This setting helps to reduce cache misses.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , Disabled, Enabled	
<b>DRAM Clock Throttling</b>	Allows you to tune the system settings between the memory bandwidth and power consumption.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Auto</b> , Balanced, Performance, Energy Efficient	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Energy Efficient Turbo</b>	When energy efficient turbo is enabled, the optimal turbo frequency of the CPU turns dynamic based on CPU utilization. The power/performance bias setting also influences energy efficient turbo.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, B200 M6, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled, Enabled</b>	
<b>Energy Performance Tuning</b>	Determines if the BIOS or Operating System can turn on the energy performance bias tuning. The options are BIOS and OS.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Disabled, Enabled</b>	
<b>Enhanced Intel Speedstep(R) Technology</b>	Whether the processor uses Enhanced Intel SpeedStep Technology, which allows the system to dynamically adjust processor voltage and core frequency. This technology can result in decreased average power consumption and decreased average heat production.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled, Enabled</b>	
<b>Processor EPP Enable</b>	Allows you to determine whether system performance or energy efficiency is more important on this server.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6	<b>Disabled, Enabled</b>	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>EPP Profile</b>	Allows you to determine whether system performance or energy efficiency is more important on this server.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled, Enabled</b>	
<b>Execute Disable Bit</b>	Classifies memory areas on the server to specify where the application code can execute. As a result of this classification, the processor disables code execution if a malicious worm attempts to insert code in the buffer. This setting helps to prevent damage, worm propagation, and certain classes of malicious buffer overflow attacks.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, X210c M6	<b>Disabled, Enabled</b>	
<b>Local X2 Apic</b>	Allows you to set the type of Advanced Processor Interrupt controller (APIC) architecture.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled, Enabled, X2APIC, XAPIC</b>	
<b>Hardware Prefetcher</b>	Whether the processor allows the Intel hardware prefetcher to fetch streams of data and instruction from memory into the unified second-level cache when necessary.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled, Enabled</b>	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>CPU Hardware Power Management</b>	nables processor Hardware Power Management (HWPM).	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , HWPM Native Mode, HWPM OOB Mode	
<b>IMC Interleaving</b>	This BIOS option controls the interleaving between the Integrated Memory Controllers (IMCs).	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6	<b>Auto</b> , 1-way Interleave, 2-way Interleave	
<b>Intel Dynamic Speed Select</b>	Intel Dynamic Speed Select modes allow you to run the CPU with different speed and cores in auto mode.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 5.0(1), 5.0(2)	All M5 servers, B200 M6, C220 M6, C240 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	
<b>Intel HyperThreading Tech</b>	Whether the processor uses Intel Hyper-Threading Technology, which allows multithreaded software applications to execute threads in parallel within each processor.	4.0(2), 4.0(4), 4.1(1), 4.1(3)	All M5 servers, B200 M6, C220 M6, C240 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7 servers	<b>Disabled</b> , Enabled	
<b>Intel Turbo Boost Tech</b>	Whether the processor uses Intel Turbo Boost Technology, which allows the processor to automatically increase its frequency if it is running below power, temperature, or voltage specifications.	4.0(2), 4.0(4), 4.1(1), 4.1(3)	All M5 servers, B200 M6, C220 M6, C240 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7 servers	<b>Disabled</b> , Enabled	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Intel(R) VT</b>	Whether the processor uses Intel Virtualization Technology for Directed I/O (VT-R)	4.0(2), 4.0(4), 4.1(1), 4.1(3)	All M5 servers, B200 M6, C220 M6, C240 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7 servers	<b>Disabled,</b> Enabled	
<b>DCU IP Prefetcher</b>	Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache.	4.0(2), 4.0(4), 4.1(1), 4.1(3)	All M5 servers, B200 M6, C220 M6, C240 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7 servers	<b>Disabled,</b> Enabled	
<b>KTI Prefetch</b>	KTI prefetch is a mechanism to get the memory read started early on a DDR bus.	4.0(2), 4.0(4), 4.1(1), 4.1(3)	All M5 servers, B200 M6, C220 M6, C240 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7 servers	<b>Disabled,</b> Enabled	
<b>LLC Prefetch</b>	Whether the processor uses the LLC Prefetch mechanism to fetch the data into the LLC.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, B200 M6, C220 M6, C240 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7 servers.	<b>Disabled,</b> Enabled	
<b>Intel Memory Interleaving</b>	Whether the CPU interleaves the physical memory so that the memory can be accessed while another is being refreshed.	4.0(2), 4.0(4), 4.1(1), 4.1(3)	All M5 servers	<b>Disabled,</b> Enabled	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Package C State Limit</b>	The amount of power available to the server components when they are idle.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, B200 M6, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	No Limit, Auto, <b>C0 C1 State</b> , C2, C6 Non Retention, C6 Retention	If you are changing the <b>Package C State Limit</b> token then ensure that the <b>Power Technology</b> is set to <b>Custom</b> .

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Patrol Scrub</b>	It sets the interval for a full memory scan.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, B200 M6, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<p><b>Disabled, Enabled</b></p> <ul style="list-style-type: none"> <li>• <b>Enable</b>—The system periodically reads and writes memory searching for ECC errors. If any errors are found, the system attempts to fix them. This option may correct single bit errors before they become multi-bit errors, but it may adversely affect performance when the patrol scrub is running.</li> <li>• <b>Disable</b>—The system checks for memory ECC errors only when the CPU reads or writes a memory address.</li> </ul>	The lower the interval, the more memory bandwidth is used for scrubbing.

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Patrol Scrub Interval</b>	Whether the system actively searches for, and corrects, single bit memory errors even in unused portions of the memory on the server at an interval of 5 to 23 hours.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6	Platform default	
<b>Processor C1E</b>	Allows the processor to transition to its minimum frequency upon entering C1. This setting does not take effect until after you have rebooted the server.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled, Enabled</b>	
<b>Processor C3 Report</b>	Whether the processor sends the C3 report to the operating system.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6	<b>Disabled, Enabled, ACPI C2, ACPI C3</b>	
<b>Processor C6 Report</b>	Whether the processor sends the C6 report to the operating system.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled, Enabled</b>	
<b>CPU C State</b>	Whether the AMD processors control IO-based C-state generation and DF C-states.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	C225 M5, C245 M5	<b>Auto, Disabled, Enabled</b>	



Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>P-STATE Coordination</b>  <b>Note</b> It is also called EIST, PSD Function in UCSM.	Allows you to define how BIOS communicates the P-state support model to the operating system. There are 3 models as defined by the Advanced Configuration and Power Interface (ACPI) specification.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C225 M6, C245 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>SW All</b> , HW All, SW Any	<b>Power Technology</b> must be set to <b>Custom</b> or the server ignores the setting for this parameter.
<b>Power Performance Tuning</b>	Determines if the BIOS or Operating System can turn on the energy performance bias tuning. The options are BIOS and OS.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1), C220 M7, C240 M7	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	BIOS, <b>OS</b> , PECCI	
<b>UPI Link Frequency Select</b>	Allows you to select different UPI link frequency running.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1), 5.0(1), 5.0(2)	All M5 servers, C220 M6, C240 M6, B200 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Auto</b> , 9.6GT/S, 10.4GT/S, 11.2GT/S, 12.8GT/s, 14.4GT/s, 16.0GT/s, 20.0GT/s	
<b>Rank Interleaving</b>	Whether the CPU interleaves physical ranks of memory so that one rank can be accessed while another is being refreshed	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6	<b>Auto</b> , 1-way, 2-way, 4-way, 8-way	
<b>SMT Mode</b>	Whether the processor uses AMD Simultaneous MultiThreading Technology, which allows multithreaded software applications to execute threads in parallel within each processor.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	C225 M6, C245 M6	<b>Disabled</b> , Enabled	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>Sub Numa Clustering</b>	Whether the CPU supports sub NUMA clustering, in which the tag directory and the memory channel are always in the same region.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled, SNC2, SNC4	
<b>DCU Streamer Prefetch</b>	Whether the processor uses the DCU IP Prefetch mechanism to analyze historical cache access patterns and preload the most relevant lines in the L1 cache.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	
<b>SVM Mode</b>	Whether the processor uses AMD Secure Virtual Machine Technology.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	C225 M6, C245 M6	<b>Disabled</b> , Enabled	
<b>Uncore Frequency Scaling</b>	Allows you configure the scaling of the uncore frequency of the processor.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1), 5.0(1), 5.0(2)	All M5 servers, C220 M6, C240 M6, B200 M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7	Disabled, <b>Enabled</b>	
<b>Workload Configuration</b>	This feature allows for workload optimization.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	Balanced, <b>IO Sensitive</b> , NUMA, UMA	
<b>XPT Prefetch</b>	Whether XPT prefetch is used to enable a read request sent to the last level cache to issue a copy of that request to the memory controller prefetcher.	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1)	All M5 servers, C220 M6, C240 M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	

Name	Description	Supported Attributes			
		Versions	Platforms	Values	Dependencies
<b>X2APIC Opt-Out Flag</b>	Prevents the OS from enabling extended xAPIC (x2APIC) mode when the OS is not working with x2APIC.	4.2(3)	C220M6, C240M6, B200M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Disabled</b> , Enabled	
<b>Intel Speed Select</b>	<p>Allows you to adjust different core to operate in different frequency to have a better power efficiency.</p> <p>The values <b>Config 1</b> and <b>Config 2</b> are not supported on Cisco UCS M6 and M7 servers.</p> <p>For Cisco UCS M6 and Cisco UCS M7 servers, the values <b>Config 3</b> and <b>Config 4</b> (4th Gen Intel Xeon Scalable processors and 5th Gen Intel Xeon Scalable processors) are equivalent to the values <b>Config 1</b> and <b>Config 2</b> (3rd Gen Intel Xeon Scalable processors).</p>	4.0(2), 4.0(4), 4.1(1), 4.1(3), 4.2(1), 5.0(1), 5.0(2), 4.2(3)	C220M6, C240M6, B200M6, X210c M6, C220 M7, C240 M7, X210c M7, X410c M7	<b>Auto</b> , Base, Config 1, Config 2, Config 3, Config 4	

