

Debugging Tenant Traffic

This chapter contains the following sections:

• Debugging Tenant Traffic, page 1

Debugging Tenant Traffic

To verify the VLAN to VN-Segment mapping use the **show platform fwm info vdc all verbose** | **begin fwm_avl_vlan_tree_by_vni** command.

To verify the if programming works fine, use the **show platform fwm info qinq-xlate-table <asic-num>** command as this will show the mapping from the internal VLAN to VN-Segment mapping and vice-versa.

The following example shows how to verify that both the VLAN and QinQ values are pointing to the same internal VLAN:

swite	ch# show pl	atform fw	m info x	late-vlan-	-table	1 grep	" 200 "
Dir	Xlate-idx	Key-vlan	Res-vlan	Ref-count	Masked	Location	is 12 if
Ig	17	200	199	1	no	1.784.0	1
Eg	17	199	200	1	no	1.3262.0	1
switch# show platform fwm info qinq-xlate-table 1 grep "200 "							
Number of xlate containers pending PSS: 0							
Dir	Xlate-idx	Key-vlan	Res-vlan	Ref-count	Masked	Location	is l2 if
Eg	17	199	20000	1	no	1.3024.0	1
Iq	17	20000	199	1	no	1.3189.0	1

For certain VLAN and VN-Segment mapping, the VLAN is seen from the server-side and hence it is xlate-vlan-table and QinQ is seen from the fabric-side and hence it is qinq-xlate-table.

In the above example of xlate-vlan-table, 'Res-vlan' in the Ig direction is the internal context that ASIC uses to forward server traffic of a tenant. In the CLI output of qinq-xlate-table, 'Res-vlan' in the Ig direction is the forwarding context that ASIC uses to forward FabricPath traffic of a tenant. It is required that, for a VLAN with VN-Segment, both the VLAN in the Ig direction and VN-Segment in the Ig direction should point to the same 'Res-vlan'.

The following example shows how to determine the ASIC number:

```
switch# show platform fwm info pif ethernet 1/1 | grep asic
Eth1/1 pd: slot 0 logical port num 0 slot_asic_num 1 global_asic_num 1 fw_ins t 0
phy_fw_inst 0 fc 0
```

The global_asic_num value is 1 for ethernet 1/1 in the above example.

OL-31750-02



The VLAN and VN-Segment programming will be global and will be programmed symmetrically in all the ASICs.