3D IC Integration and Enabling Technologies
Over the past three decades, the semiconductor industry has been able to double the functionality of silicon devices every 18 months, as predicted by Moore's Law. However, economical and technical issues may slow down the scaling effort beyond the 22nm node. To continue reducing the cost per function, a possibility solution is to move to a 3 Dimensional (3D) stacking of ICs to bridge the gap between the capabilities of traditional 2D scaling and future system requirements.
The challenges being faced include, bandwidth improvement, power and form factor reduction, heterogeneous integration, and modular design requirements. By leveraging 3D IC integration, these challenges may be overcome.
The goal is to concurrently explore the technology and design issues associate with 3D technology applications for next generation high performance networking systems.
Constraints and other information:
IPR will stay with the University. Cisco expects customary scholarly dissemination of results, and hopes that promising results would be made available to the community without limiting licenses, royalties, or other encumbrances.
Please use the link below to submit a proposal for research responding to this RFP. After a preliminary review, we may ask you to revise and resubmit your proposal.
RFPs may be withdrawn as research proposals are funded, or interest in the specific topic is satisfied. Researchers should plan to submit their proposals as soon as possible. The deadline for Submissions is the Friday of the first week of each calendar quarter (the months of January, April, July, October). Funding decisions and communication will occur within 90 days from the quarterly submission deadline. The usage of funding is expected within 12 months of funding decision. Please plan your requests accordingly.
Questions? Contact: email@example.com